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The design and implementation of an optimised microprograrmri-
able computer for a high level language (HLL) is the objec-
tive of this project. The HLL, chosen is COWCURREN EUCLID
(CE) and the machine is thus given the name CONCURRENT
EUCLID ENGINE (CEE). Hardware, software and firmware are
all considered and implemented as integrated parts of the
whole project. With tradeoff between excess hardware
required in addition to the standard AMD2900 series bit-
slice taken. into consideration, optimisation based upon
language features and execution environment is exercised.
The machine architecture required for the execution of CE,
including the reference environment, intermediate code, and
automatic process switching is first studied and designed.
It features special addressing. modes for the reference
environment and a combined stack with two-address instruc-
tion format. It also features instructions to support WAI
and SIGNAL of processes, automatic process switching and
efficient implementation of control statements. A data
stack is used in place of a register file to reduce the time
required for register load/save during process swj.tchir g.
The core of CEE is a 16 bits microprogrammable omputer
-"SIRA C T p a. g e i i
based upon \M D 2 900 series b it - s1 ice processors with enhaneed 
f e a 1.1! res, These include a h a r d w a r e d a t a s t a c k w i l b e f f i - 
cient access m e c. h anisms for execa t. i. on of s tack 1. n structions, 
a w ri table control store and hardware t o p e r f o r m f a s t. s h I. f t - 
1 n g an d bit test o pe ratio n s .
\ micro-assembler and r e1 a ted do wn1oad softwares ar e w ri11 en 
t o a i d the dsvelopm e n t. o f m icroprog r a m m e s . A n i n t e 11 i g e n t 
m o n i tor w i t It a Z 8 0 m i c r o p r o c e s s o r 1. s a 1 s o i n c 1 u d e d L o a s s i s t 
the initialization, debugg i ng and diagnostics f or the
n i c r o p rogra in rn able CEE.
The CEE is successfully implemented and i t is d e in onst rated 
t h a t t h e s a m e a.ppr o a c h c a a b e a d o p t e d f o r a 4 L L m 1. c r c p r o - 
g r a iti m a b 1 e c o m p u ter usi n g V L S I t e c h n o 1 o g y .
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CHAPTER
i . INTRODUCTION
High Leve1 Languages (HLL) are wide1y used for programming 
i n m os t com p u t e r s y s t e rn s , T he s y s t. e m p e r f o r mane e w i. 11 be 
i m p r o v e d If t h e e x e c 121 i o n o f H L L p ro grammes is strong 1 y sup­
ported by the machine arc hiteetu re. T he ob j ec t1 ve of the
research Is to d e ve10 p a mic r o pr og ra m mab1e c0 mp ute r f o r
efficient e x e c u t i 0 n. o f a g i v 9 n H L L ,
A c o m p u t e r w h i c h h a s a r c hi te c tural s uppo r t s f o r 0 n e or mo r e 
H L L is calls cl a Fi i g h Leve 1. L anguage Computer ( H L L C ) . Fro m 
the programmer's point of view, it is desirable if t.he HLLC 
c a n s u p p o r t man y H L L a t. t h e s ame time. But this a p p r o a c h i s
found to be less efficient in practice [Myers 1981] .
The target HLL cons 1 d e r e d .111 this project is CONCURRENT 
EU CL X D ( CE ) . I t i. s a HLL w i t h data abstraction, system p r o - 
gramming and concurrent programming features. In order to 
have an efficient implementation, the reference environment, 
intermediate code, and additional operations for the HLL are 
studied. The res it 11 of the s tudv is a 01 ach 1 ne archi tec ture
for the language CE . Efficient I. mpiemen ta t .1 on of the
m achine arc h1 Lecture Is a1s o c 0nsidered i n t h is research.
Finally a microprogra mm a b1e c 0 m p u t: e r c a 11 e d CONCURRENT
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EUCLID ENGINE (CEE) is b u lit, T o o 1 s (: o r m i c r o p rogr a rn rn e 
development and d e b u g g I n. g a r e also d e v eloped .
In the CEE, e f: i: i c i e n t: a c ce s s t o o b j e c t s i n the MLL p r o g r a mme 
is provide d o y th e reference e n v 1 r o nme nt. E f f i cIe n t e x e c u - 
t: ion of the H L L prog r a rn rn a i s a chieved by represe n t i n g t h e 
H L L programme in the for rn o f i n ter in e d late code such that it 
can be efficiently interpreted by f i r m w a r e . S I. n c e C E 1 s a 
c oncu r rent 1 a n g u age, proce sses manipu1ati on is an im por tan t 
consideration i n the a r c hi te ctural d e s i gr.i * P ro cess s w i tch~ 
i n g is automatically p e. r f o r m e d b y t h e m a c hine and a data 
stack is used to a s s i s t a x; p r e s s i o n e v a 1 u a 11 o n . W i t h t h e 
d a t. a s t a c k , the encoding o f t: h e i n t e rmed i. ate code c a n b e 
more compact. Compared, with m a c h i n e s u s I. n g r egister files, 
the t i in e r e q u i red to s a v e a n d resto r e r e g i stars during pro­
cess switching is reduce d . A micropr o g r a m m a b 1 e c o rn p u t e r , 
which is capable of r e a 1 i s I n g t h e rn a c h i n. e a r chitec t u re men­
tioned a b o v e, is imp 1e m e nt e d . It is a 1 6 -b it ma chin e w h ich 
has a hard w are. dat a stack f o r s tac k i n s t ructions. The data 
stack has a easy to access structure so that operations on 
data stack can be done at minimum time.
The development of microprogrammes for a microprogrammable 
computer is not. an easy j o b . A in i c r o - as s em b 1 e r and related 
download facilities are thus written. A monitor has also 
been built to assist the debugging of microprogrammes.
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1.1. ORGANISATION OF THE THESIS
C h a p ter o ne is an ove r vie w o n th e e n11re res a ar ch. T h e 
mo t i v a t i on of t h e project, b a c. k g r o u n d m a t e r .1 a 1 s , a n d t h e 
goa 1 an d scope of the r esea i:c h , a r e presen ted.
In Chapter two, the approach used to develop the CEE system 
is described.
In Cha p ter three , impor tan t f ea tu res such as modu 1 es , inoni - 
tors and processes are d. i s c u s s e d wi th the i r imp 1 e me n ta t i on 
in the CEE. Through out this chap ter, a nac h1n e a r ch1 tec- 
t u r e fo r the C EE, including t he in termediate code d esig n and 
the programming model, are outlined. The archi. tectitre will 
be used as the basis for the design of the hardware of the 
CEE in chap ter five.
Chapter four gives examples of code genera tions for the 
in termedia te code. Codings of the CEE and M68000 micropro- 
c e s s o r are compared with respect to efficiencv.
Chapter f i v e. d escr 1 b e s t h e hardware, of t h e CEE. Micropro­
gramming facilities, a small mi c re-assembler an d a n Z 8 0 
based in-circuit monitor, are also described .
Chapter six is discussions and results of the research.
Ihe Appendices consi sts of a specification o£ the intermedi- 
ate code, hardware details, the monitor commands summary, 
and the microprogramming tools develope.d .
I N T R O D U C T I O N p a g e
T h e f i r s t. d 11 f e r e n c e i. s the design o f th e arc hi t e C:tore .
Pu re s tack i ns t r uc t i on s are use d in L I L ITH . A t r u e hardware
d a t a s t a c k i s b u 111 t o s up por t t he s t a c k 1ns tractions. In
the CEE a hy br i d form of stack in s t r u e t i o ns and two a ddress
ins t ru ctions 1 s us e d t o £ u r t h e r r ed u c e t h e c o d e si. z e A
h a r d w are da t a s t a c k. 1. s m p 1 e m e a t e d b y a r e p is ter f 11e and it
c a n. b e index e d v i a t h e stack point e r . The design of t h e
address!ng mode s are di fferent. The Indexe d address i n g mode
in LI LITE is used for s.1 rn p 1 e array a d d r es s i n g , I n CEE t. Ii e
f u n c t i on is gen e r a 1 i s e d t: o m u 111 - d i m e n s i c n a I array s a n d 1 s 
supported by two special instructions FI NDEX and S IN D EX 
which are us e d for first a n d subsequent subscripts respec - 
11 v e 1 y . In a d d i t. i o n , new addressing modes are added to push
parameters, to access value parameters, reference parameters 
a n d a b s o 1 u t e v a. r i a b 1 e s , I h e h a n d .1 i n g o f 1 o o p s a r e d i f - 
f e r e n t ,
The second dif f er e nce is the imp1ementat ion of pr oce ss es . 
P r o c e s s e s a r e i m p 1 a m e n t e d b y c o r o u t i n e s i n L11,11 !1 w h 1 1 e 
processes a r e d i r e c 11 y i rn p 1 e m e n t e d .1 n C E E . T h e r e t o r e p r i m i - 
t i ve s for han d1e process synchr onisation, WA11 and SIGNAL, 
a re a d d e d t.o the i n s t r u c 11 on s e t. .
The third differ ence is in the design and usage of the 
m icro-sto r e . T h e c o n t r o 1 s t o r e o f LIL IT Li i s i ri t h e f o r m o I 
r ea d only memory , The i n. te rp re te r canno t be change d a t exe - 
cut ion time. The CEE has a writable control store, which
can be eas i 1 y addr e s s ed by mi c r o.1 ns t ruc t i on s . The wor d
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length of the microinstructions is 24 bits longer than LIL- 
IT H b e c a u se th e A. L U a n d B R A N C l-I o p e r a t i o n s a r e p a c ked i n t o 
one microinstruction. It allows ALU and BRANCH operations 
to be don e c o n cur r e n tly „ so th a t e x a c u 11 o n o f t h e m i c r o p r o ~ 
g r arrime can be f a s t e r .
T h e rn o d i f i c a t i o n s m e ntio o e d a b o v e a r e u s e f u 1 a n d n. e cess ary 
to have an efficient CE,
1.3. SCOPE AND GOAL OF THE RESEARCH
The goal of this research is to design a rnicroprogram mable 
computer ( t he CEE ) t o s u p p or t t he e xe cu t i o n o f p r ogr amrne s i n 
CE.
The s cope of this re search cove r s two subj e ct s.
(1) Study t he f eature s of CE an d pr opose a HLLC mode1 
f o r t h e i m p 1 e m e n t a t i o n o f CE . T h e m o d el in. c 1 u des 
reference env i ronme n t, int er me dlate c o de s and au- 
t o m a t i c p r o c e s s s w i t c h i n g .
( 2 ) B a s e o n t h e m o del, d e s i g n a n d 1 m p 1 a m e n. t a m i c r o p r o - 
g r a rn rn a b 1 e c o m p u t e r t o s u p p o r t the i m p 1. e m e n t a t i o n o f 
the model.
The implementation of important features such as modules, 
monitors, processes and control statements, are included in 
the model.
A microprogrammable computer, to g e the r wi t h t he mi c ro pro 
gramming too.1.s , are de veloped .
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CHAPTER
2 . THE CONCURRENT EUCLID ENGJTNE AND ITS DESIGN
T n t h i s c. h a p t e r , w e w i 11 g I v e a v i e w o n the C 0 N C i) R R E N T 
EUCLID ENGINE (CEE) and the approach we used in the imple­
mentation. A brief overview on. t he C E E w i 11 b e h e 1 p f u I to 
understand the foliowi n g cha pt e r s .
2.1. THE CONCURRENT EUCLID ENGINE
The CEE Is a m icro d r o g r a m m a b 1 e mac h 1. n e w h i ch interpret s 
intermediate codes generated f o r C E p rogrammes. The organi­
sation of the system is i1lustrated i n Fig. 2.1-1.
MICRO-COMPUTER
•i-- *—  — — - —--h
! 3033 |
( p r o c e s s o r !
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Fi g 2.1- 1 The organ i sa tion o_f t.he sy s t e m .
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A s s h. o w n i n FI g . 2 . I -1 , a in i c r o c o m p n ter is c o n n e c t e d l: o t h e
C E E . T h e p urpose o f t h e m i c r o c o m p u t e r is to provide per i - 
p h e r a 1 s for t h e C £ E . S i n. c e w r i t i n g p e r i p h e r a 1 d rivers for a 
n e w , ba re mac h i o.e i s a o I; e a s y , the m i c r o c. omp u te r ca a serve 
a s a a .1 n t e 1.1 i g e n t; p e r i p h e r a 1 c o n t r o 11 e r f o r t h e CEE, and 
allows access t: o d. i s k s , seria, 1 interfaces and printers. T h e 
C E E a n d the micro e o rn p u t e r c a n c o rn m unicate via the share d 
rn e m o r y i n t h e system.,
T he CEE itself do e s n o t hava its own private rne mo ry and 
peripherals. CE p r o g r a rn m e s and their data must be p 1 aced i n 
the shared m emo rv b ef o re exe c ution.
The shared memory is mu 11 i p1exe d between the CEE and the
microe omputer. T h e dire ct ion of the b u s multiplexer is
f u11y controlled b y t he ml c r o c o rn p u t e r .
The mi c r ocoiiip u t: e r i s a 8 0 8 8 based p e r sone 1 comp u t e r wit h
f1o p py d i sk dr i ve s. T h r oug h t h e b us m u11 ip 1ex e r t he mi cr o - 
comp u t e r  c a n  re f re sh , i n i 1 1 a l l s e  and e x a m i ne the s har ed 
memory. The CEE and the microcompn ter t:oge the r f o rrn a dual 
processor system.
The CEE is on1y used for execution of CE programmas. The
operation of the CEE is shown, in Fig. 2.1-2.
The first step is to compile the C E programme into i n t e r- 
mediate code. This is done in the microcomputer. As the 
intermediate code is specifically designed for CE, inter-
raE CONCURRENT EUCLLD ENGINE AND ITS DESLGN
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F1 g. 2. 2 E xe cation procedure of C E programme
mediate code generation will be very efficient. The code
size is usually s ma 11e r compared to other microprocessors
such as MC68000, Examples can be found in chapter four. As
the code size is u s u a 11y 50% to 70% of other microprocessors
such as MC68000, the t i me requir e d£ o r cod e g e neration wi11
hp R ft L f n s I- p r.
The second step is t o 1o ad the intermediate cod e into the
shared memory. Once loaded, the shared memory is switched
to the CEE, and it is signalled to start execution.
T h e CEE is b a sica 11y a process machine. When it starts
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o p e r a t i o n, it will d i s p a t c h the first p r o c e s s in. a d e f a u 11
location in memory. P r o c ess s w i t c h i n g I s p e r f o r m e d auto m at-
ica1Ty by Ihe CLE. A ready que ue of process e s to be
dispatched is maintained. Subsequent processes in the CE
p ro g ramme can be cr eate d by the initia 1is ation ro utines in
the mod u 1 e s. One e t: h e s e processes are c r e a ted, t h e y will be
dispatched periodica 11y unti1 they are term!nated.
W h e n t h e C E p r o g r a m m e. t e rminates, 11 s i g n a 1 s t h e m i c r o c o m-
p u te r to collect results and s t op s r urtn. ing. Up on re ce i p t: of
the termi n a t ion signal, t h e shared m e rn o r y is s w i t c h e d b a c k
to the microcomputer and results are co1lected.
If the C E E decides not to pass control b a ck to th e micr o c om-
puter, it c an ru n as a st and-alone sys tem. Ho weve r, it is
w or th w hi le to h a v e a m i c r o c o m p u t e r c o n n e. c t e d a s a co¬
processor during t he initia 1 stage of development, because
it wi11 be easier to develop GE programmes for the CEE. The
c o- p i: o cessor con f 1 gura t i o n i s v e ry he 1 p f u 1 when t h e syste m
prog ra mmes for the C E E are n ot ye t develope d.
2.2. APPROACH OF STUDY
Development o f t h e C E S co a s i s t s o£ t w o rn a j o r s te p s, as sho w n
in Fig. 2.2-1. T he firs t is the architectural design, which
will be discussed .in chap t e r t h r e e. This Include the d e s I g n
0£ t h e ins tract i on set, i ri ter n a 1 r e gisters and o t her
firmware opera t i on.s required to imp!emeri t p roce s s s w i tch 1 ng
1 n C E.
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The second step is the herdware imp 1ementa tion of the pro¬
posed arc h I t e e t u r e. T h e str u c t u r e o f t h e. C E E w i 11 b e d i s-
cussed i n chapter f1ve.
DEVELOPMENT
0 F





Fig. 2. 2- 1 S te p s In the implementation, of C E E.
Features in C E are supported at d i ffe re nt lev e1s, a s s ho wn
in Fig. 2,2-2.
Special hardwares s uc h as a n enhanced data s ta c k are used to
p rovlde X anguage support. In t h e architectur a 1 level the
language is supported by specific designs of address!ng
modes, instruction formats and internal registers. In th e
firm w are 1 e v e 1 special ins t r u c. t ions are devised to be ha n-An
died by micro-routines. Automatic process switching, which
does not appear as a normal instruction, is also handled in
this level. Features that is related to IO devices and
other operations that are more easily handled by software,

































































Fig. 2. 2-2 Level of implementation.
are implemented in the software level.
Implementation of proposed architecture is done on a
microprogrammable computer wich forms the nucleus of te
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GEE. M i croprogramma b 1 e c o m p u ter is used here s i a c e t h e
architecture described above is not. supported by ariy exist¬
ing ma c h i n e. W e c o n. s t ruct o u r o vi n m a c h i n e b e c a u s e s t r o n g
support to s t a ck ins tr u c t i ons is needed.
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CRAPTE R
3. MACHINE MODEL FOR CONCURRENT EUCLIE
Special features i n C 0 N C U R R E N T E U C LID i n c .1 u d e s m o d u 1 e
declaration, process declaration, monitor and absolute vari™
a b1e dec1a ra tioa. De ta Iled d e s c rip tion on the 1anguage can
be found in [Ho 1 1 1 9 8 3 j, T h e c o n c e p t o f m o n 11 o r Is
des c ribed by Boare i n h i s pape r [Hoa re 19 7 4].
I n this c hap ter, t h e i m p 1 e m e n t a t i o n o f f e a t u r e s in. C E is









Starting with discussions on the reference environment, each
significant features of the la n g cage will be e x atnined.
The machine model consists of three main parts: reference
environment, intermediate co de, a a d automatic scheduling of
processes. The first item aims at achieving efficient
object references in CE. The. second is for efficient execu¬
tion of CE statements. The last item is used to reduce pro¬
cess switching overhead and allow firmware implementation of
MACHINE MODEL FOR CONCURRENT EUCLID
monitor and related operations,
A brief summary on the machine rn o d e 1 i. s give n at the e n d of
this c hapter, whereas the details can be found in Ap pendix
A.
2•I• REFERENCE ENVIRON MENJ
The referenee environment of a running process is formed by
the set of objects that it can access, A good reference
e n vir onment can red uce t he co de size an d t h e time spent for
operand r e f e r enc es. A s a res uIt the execution of a C E pro-
gramme wi11 be more efficient.
Fig. 3.1-1 s ho ws a ske1eton of a C E programme. R e f ere nee s
i. n the p r o g r a m m e c. a n b e c 1 a s s i f i e d i nto four groups:
( 1} T e in porary s t o r a g e s use d f or e x p r ession e v a 1 u ation.
(2) Objects defined in the current procedure.
(3) Objects defined in the current modu1e.
( 4) E x t e ma 1 references to p r o c e d u r e s a n d variables i. n
other moclu 1 es.
The refer ence e n vironment is required for efficient r ef e r-
e n c e s to these objects.
TEMPORARY VARIABLES
Temporary variables are used to hold intermediate results
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v a r M 1: m o d u 1 e
v a r VII, V12, 713: s i g n e dint;
v a r M2:modu1e
Imports( var VII, M 3);
va r 7 2 1, V2 2, V 2 3: sig nedInt:
procedure P 21( var X; sign edint)=
imports( V2 I);
b e g i n
v a r V P 2 .1: si g n e d i n t;
V P 2 1:= 3;
X:= V 2 1 V P 2 I;
end P 2 I;
process P 22
impor t s( V22);
begin
722:= 0;
o n ri P 9 9
1 o i t i a 1.1 v




e n. d m o d it I e;
v a r M 3: m o d u 1 e
ex p o r t s( V3 2);
v a r V31, V32, V3 3: s i g n edint;
procedure P3 I( var X: s igned 1 nt.)-
import s( 73 3);
b e g i n
X:= 73 3;
end P31;
p r o c ess P 3 2
imports( var V32, V31, 733)




end P 3 2;
initially
im p ort s{ var V 3 3);
begin




Fig. 3.1-1 A typieal programme in CE.
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during e va 1ua tion of expre s sions and operand addre ss ca 1cu-
1 a t ion.. I n F i g. 3. 1- 1, temp o r a ry variab 1 e s a r e r e q u i r e d i n
e va 1uating the exp ression V31 2+ V33 3 in t he process P 3 2.
Tempor ary var1 ab1es are a sua 11y acquired an d reieased in a
v e ry sho rt 11me. F o r ef ficient a 11 oca tio n, a c c e ss a n d
ei 3 o o h f K -i c? -.i v n a K!! a o n Vn oi v«•.» y»•-- ji- o l 4 r%» ,r rl
The acces s to the data s ta ck wi11 be very effic 1 ent and con-
v e nient, if it is implement ed by s p ecia 1 h a rd war e in t h e
CPU. In the design o f in te rmed i ate code described i a 1ater
sect i ons, the da t a s ta c k. can be. s pe c i f 1 ed as ope r and s of the
ins tructions. The operand va 1ues, as we11 as address of
operands, can be specif ied in the data stack. The 1ate r is
particu1a rIy u se fu1 when the a dd ress of the operan d is ca 1-
c u 1 a. t e d i n t h e d a t a s t a c k,
T op o I
d a t a
s t a c k
A d d r e s s o f t h e s o u r c e
A d d r e s s o f t h e d e s t i n a 11 o
Da ta of the s ou rce
D ata o f th e destination
Fig. 3.1 ~2 0rder of data in data stack.
When the ins t.raction spec i f ies more than one da ta in the.
data stack, t h e order o f the data, is i m p o r t a a t. Fig. 3 ,1-2
shows the order of the data placed in the data stack.
Address should be placed on top of data. If hoth source and
destination operand invo1ve the use of the da ta s tack, then
the source operand should be placed on top o f t h e
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de s t i. na t i on operand.
A.11oca t ion and r elease of temp orary va r iab 1 e s ca n be done by
push and pop operations. If the data stack is used to sup-
P1y data or address, the re ference wi11 be fo11owed by a po p
o p e r a t i o n. If t h e d a t a s t a c k i s s p e c i f I e d a s t h e d e s t i n. a-
t; ion, t h e r e s ti 11 w i 11 b e p u s h e d o n t o i1. T h e s i z e of t h e
tl a t a s t a c k c a n b e k. e p t s rn a 11 b scans e t h e d a t a s t a c k. w i 11 b e
empty atter the expression is eva1uated.
0 B J E C T 3 I N P R 0 C E D U R E
A u t o ra a t i c v a r i a b 1 e s c a n b e d e c 1 a r e d i n a p r o c e d ti r e. I n F i y.« 's.~
3.1-1, the p rocedure P21 has an autom atic var i able VP 21
d e f i n e d i n i t.
A u t o m a t i c v a r i a. b 1 e s d e f i n e d .1 n p r o c e d u r e s a r e p 1 a c e d 1 n
activation re cords. 0n1y the 1atest ac11va tion record of
the current procedure is accessib1a by the running process.
Re f e re n c e s t o the a c t i va t i on re c o r d c a n be he 1 p e d b y u s i ag
a n a d d r e s s p o i n t e r( F P) p o i n t i n g to th e b a s e of t h e a c t i v a-
t i o n r e c o r d. I h e r e f o r e v a r i a b 1 e s i n t h e act: 1 va ti o n r e cord
c a n b a easily acce s s i b 1 e b y a b a sed a d. d r e ssi n g m o d e v i a t h e
address pointer (FP).
W h e n a p r o c e d u r e i s c a 11 e d, a n a. c t i v a tio n r e c o r d i s a 11 o-
cated on the control stack, w h i c h is p a r t. o f t he ma i n m e. ra o r y
in the systera. The a c 11vation r ecord wi11 b e released wh e n
the procedure terminates.
M A r LI T M X? M A PiTTT T? r n rv AT Orm n m .7 rp ro ft r?
Procedures may a o t. h a v e t h e i r auto m a tic variables. For s or
small procedures, op era tions may b e a p p1 led directly 1
passed parameters or variab1es In t he mod u1e. In t h e s
cases, t h e a c t i v a 11 0 n record is no t needed a n d should t:
avoided. F or t hIs r e a so n t he alioca t i 0n of the activatic
record i. s n o t included a s part o f the call i n s t ruction. T
instructions, MA KE AR an d FRE E A R, a re us e d instead to a 11c
c a t e and release the activation re c ord for loca1 v a riable s
The MAREAR instruction reserves a block of bytes in the cor
tr o 1 stack and the FP.EEAR instruct i on releases the reserve
storage.
on Tpr.Tc im MnnTTT.F. 0R M0NTTn
M o d 111 e a n d m o n i tor h a v e s i m i 1 a r structures in a G E pro
gramme. Objects i n. a rn o d u 1 e i n c 1 u d e procedures, s t a 11
variables, and a list of pro ce ss c ontrol blocks (P CB) f0
r r n r o c a o -1 iti f! n A r?-{ n f h A fP n H n I A_
In Fig. 3.1-1, the.re are three static variables in th
module Ml, but no procedure or: process is def ined. In th«
module M2, there are three static variables, one procedure,
and one process. The module M3 also has three static vari-
K 1 ,r r -v nr»A A 11 v ct, a n A n, n A n r n P A Q«.
References to objects in the module can be collected in a
data structure called module descriptor. The module
descriptor contains reference pointers to the static vari¬
ables and oroeedures in the module. The structure of the
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module de s crip tor w111 be de s c ribed in later sec tions.
Allo c a 11o q o f s t atic varia bIe s in the mod u1e is done a t
m od u1e creation time, and th e s to rage wi11 no t b e r e1ea s e d
un t.i 1 the programme te rmina tes.
EXTERNAL REFERENCES
Ex t e r n a 1 r eferences a re re f erences to objects ou tside th e
curren t modu 1 e. A rnodu 1 e is said to be cur ren t.1 y used when••••
e v e r a procedu r e defined in t h at module is c urr ently exe-
c u ted by a r u lining pro c e s s.
In C0NCURRENT EUCLID, externa1 ref erenc e s are de c1ared in
the impor t c 1 ause, as shown in Fig. 3. 1- 1. To ease the
m a n a g e in en t of exter n a 1 r eferences t h e s e r e f erences a r e c o 1-
lected in a 1 ink ta b 1 e whi.ch i s 1 oca 1 t o the modu 1 e. Each
entry in the 1ink tab1e repressnts a referance to an exter-
na1 object. The reference can either be a procedure refer-
ence or a data reference. Enfries in the 1ink table is
edited during the module initialisation phase to reflect the
actual location of the referenced objects.
W h e n e x t e r n a 1 r e.£ e r e n c. e s a r e needed, the link table w i 11 b e
used to locate the module descriptor of the reference d
module and the offset to the variable (or procedure entry
point) within the module. Fig. 3.1-3 shows the format of
the link table.
External references in CE programme will be supported by
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a d d r ess lag m o d es. D e s c r i p t i o n o n t he addressing rn o d e s w i 11
b e g i v e n. i n 1 a t e r section of this c h a p t e r, I n c h a p ter f o u r
t h e re w i 11 b e e xamples for c o d e g e n e r a t i o n s for e x. t e r n a 1
references.
L i n k t a b 1 e
w o r d 0:
word I:
w o r d 2;
word 3:
m o d u 1 e p o i n t e r- J
v a r i a b I e o f f s e t-
mo du1e po1nter- 2
p r o c e d u r e e n t r y- 2
( e x t e r n. a 1
r e f.])
( e x t. e r n a 1
r p f.'))
F i g. 3. 1- 3 F o r m a t o f t h e 1 i n k t a b 1 e.
REFERENCE POINTERS
T o desc r i b e t. h e r e. f e r e nee en v i r o n m e n t o f t h e r u n n i n g p r: o-
c ess, t he f o11owing i terns are nee d e d:
J.. A p o i n t e r to the top of the data s t a c k.
2. A p o i ri t e r t o t h e a c t ivat i o n r e cord of t h e c u r r e n 11 y
execo ting p r ocedu re..
. »
3. A pointer to the descriptor of the currently used
module.
Once the r eference e nvironme n t is s p ecifie d, the i nt e r na1
registers needed can be figured out. These are shown in
Fig. 3.1-4.
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pointer t o th e modu1e
de sc riptor In use
p o 1. n t e r t o n e x t.
instruction
p ointer to top of
control stack
pointer to static base
o£ m o d u 1 e
po :L n te r to the
a c t: 1 v alio n r e c o r d
poin te r: t o top of
d a t a sta c k
(m o d u 1 e p o i n t e r)
( i. n s true t ion p o i n ter)
(con t r o 1 s t a c k. p o i. n t e r
( s t a t i c b a s e)
( f r a rn e p ointe r)
(data s t ac k pointer)
Fig. 3.1-4 Registers of the processor.
T h e base address of the static vac 1 a b 1 e s i n t h e rn o d u 1 e c a n
b e f o u n d i n. the rn o d u 1 e descriptor pointed by t h e M P r e g i s-
ter. As t h e. static varia b 1 e s m ay be f r e q u e n 11 y use d b y p r o-
cedures i n tha t modu1e, a copy o f the base address 1 s placed
i n t o t h e S B r e g 1 s t e r i n t. h e p r ocessor so t h a t add re s s o f
stat i c v a r .1 a bl.es c a n b e convenient 1 y c a 1 cola t e d.
Th e add re ss o£ t h e 1ink table is a 1s o placed in t he mo d uIe
descriptor. It is not c op i ed into the proce s s o r h ecaase
external references are rare.
There are two more registers in the. processor, the RP regis¬
ter and the LCBP register. The former is used to support:
process switching and the 1 ater is used to support programme
looping. They will be described in section 3 .4 and section
3.7 respective1y.
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3.2. MODULE
A CE programm e. is a co 11ectio n of mo d u1es. These modu1ej
are not only s y n tactic ele m e nts i n t h e 1 a n g u age; t. h e y a 1 s c
affect the reference en v i ron m eat a n d execution time o p e r a
t i on s. 0 p e r a t i o n s c o n c e r n e d w i t h m o d a les a r e m o d u 1 e 1 n 1••
tia 1is a t i on, modu1e termina tion, access to obje c ts in mo d u 1 s
a n d 1 o a d s t o r e r e f e r e n c: e s t o a m o d u 1 e. F i g. 3.1-1 s h o w s
t ypica1 struc tare of mo du1es.
B e fore a C E p r o g r a m m e s t a r t s e x e c u t ion, m o d u 1 e s in t h e p r o-
gramma mus t be i nitia 1 i sed. Main ope rat!ons invo1ved in the
i n itialisati o n a r e execu t i o n o f 1. n i t i a 11 y rout! n e s a n d
c r e a t i o n o f p r o c e s s e s. T h e i n i t i a 1 i s a t i o n o f ra o d u 1 e i s
s h o w n i n Fig. 3.2- .1. T h e process c o n t r o 1 b 1 o c k (PC B) w i 11
be d e s c r i b e d i n 1 a. t e r sec t i ons.
T h e 1 n i t i a 1 i s a t i o n c a n b e p e r£ o r m e d b y a 1 o a d e r p r o c a s s i r
t h e o p e r a t i n g s y s t. e rn. W h e n t h e p r o c e s s q u e u e i n t h a s s t e n
i s b e i n g m o d i f i e d, t h e p r o c e s s s w i t c. h i n g f u n c t i o n o f t h c.
proc e s s o r m u s t b e d i s a b 1 e. d.
W hen the p r o g r a m m e t e r m i n a t e s, t h e m o d u 1 e s rn ust b e r e :a o v e d
f r o in t h e sys t e m. T h e operation is the i n v e r s e of t h e i. n i-
t i a lisation p r oced u r e. H o w e v er, c a r e rn u s t be t a k e n i f t h e4
m od u1e is use d b y o t her pr o c esses in the sys te m. Th e action
.1 s p e r formed by the t e r mination procedure. In the t e r rn 1 n a-
11 o n procedure, a 11 p r o cess e s which h a d call e d p r (3 c e d u res i n
the mod u le niu s t be s i gnal led. Then all in te rna 1 p r oca s s e s
page 23
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suppose the module had been properly
loaded into m e in o r y.
for each new module do begin
acquire a module descriptor entry;
setup the module descriptor;
end;
for each new module do begin




for each new module do begin
for each process in the new module do begin
setup the process control block. (PCS);




F i g. 3.2-1 Initialisation for module.
defined in the module must be deleted. The termination pro¬
cedure for module is shown in Fig. 3.2-2. The t e r mina tion
procedure should be done by system routin e s in the operating
system.
Once the module is initialised, pointers to objects In the
module are placed in the module descriptor. Fig. 3.2-3
shows the structure of a module descriptor. »
The MP register is used as the reference pointer to the
module descriptor. Static variables are referenced via the
SB pointer. Procedures and other routines In the module
(such as the initially routine) are referenced via the CB
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stop process switchng;
for each module do begin
for each process executing
in the module do begin
signal the process an address trap;
end;
end;
for each module do begin
for each process in modale do begin





re1ease modu1e descriptor entries;












forward 1ink to PCS




F1g 3.2-3 Module descriptor.
pointer. The link table is referenced via the LB pointer.
The forward and backward PCB pointers are used to maintaina
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doubly-linked list for initialisation of processes in the
module. Further descriptions on processes can be found in
later sections.
References to static variables and external objects are sup-
ported by three of the addressing modes. Two of them are
based on the SB register and the other is indexed via the
link table to determine the effective address of the data.
The MP register can be changed by two instructions. the
external call instruction and the external retarn instruc-
tion.
Code generation examples for these addressing modes and
instructions can be found in chapter four, while details can
be found in Appendix A-
3.3. MONITOR
objects in a monitor include procedures, static variables,
the link table, and a monitor queue in which processes can
wait for the monitor when it is occupied. Fig. 3.3-1 shows
a monitor in CE.
References to these objects are made via a monitor descrip-
tor. Fig. 3.3-2 shows the the format of a monitor descriptor.
The monitor descriptor is used by some operations which
managed the monitor. Operations for monitors inelude moni-
tor calls, monitor returns, access to abjects in monitors,
SIGNAL and WAIT operatios.
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v a r M i: rn o n i tor
e xp o r t s( P11, P12);
v a r B U F: pa c k e d a r r a y 1. 3 0 of c ha r;
v a r V 1 1 y V I 2, V 1 3: s i g n e d i. n t;
va r C1 1, C 1 2: coad :L t i on;
pro cedure P11( X: char)=
i m ports( v a r B1J F, v a r; V 1 1, v a r V 1 2);
b e g i nji..i«.
if VI .1-8 0 then wait(C12) endif;
V 11:= V 1 1 +1;
3 UF(V12):= X;
V 1 2:- V 1 2 rn o d 3 0 f 1;
s i a n a 1( C I 1)
e a d P i 1;
p r o c e d u r e P 1 2( v a r X: c h a r)
i m p o r t s( B U F, v a r V 1 1, v a r V 13);
b e g i n
if V11-0 then wait(Cll) e ndi£;
V 1 1:- VI1- 1;
X:= B UF(V13);
V I 3:- V 1 3 m o d 3 0+ 1;
signa I(C12);
e n d P I 2;
i n 111 a 11 y
I m p o r t s( v a r V 11, v a r V1 2, v a r V1 3);
b e. g I n
V 1 1:- 0;
V 1 2 i= 0;
i? i.= n
e n d;
e n d m o n i t: o r;
F i g. 3 3- 1 A t y p i c a 1 monl to r i n C E.
A rn o ai tor d e s c r I p t o r i s s I m i 1 a r to a mod a I e d e s c r 1 p t a r,
Therefore monitor descriptors and module descriptors can be
placed in the same tab 1 e so- t hat the' operati n g system c a n
manage these objects conveniently. The initialisation pro-
cedure and termination procedure for modules and aonltors
are similar. The initialisation procedure of monitors is
shown in Fig. 3.3-3.
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Monitor descriptor
word 0:
w o r d 1 j
w o r d 2:
w o r d 3:
w o r d 4:
word 5:
s I; a 1i e b a s e p o i n t e r
c o de base p o i n t er
1 i n k t a h I a o o :I n t e r
0 1 m o n i t; o r f r e t
f o r w a r d 11. a k





( f 1 a g)
»•
(m oqito r q ueue)
( m o q i t o r q u e u e)
Fig. 3.3- 2. M. o n i t o r descriotor.
{
suppose t h e monitor had been prope r1y
1oaded into memorvy.
for each o.ew monitor do begin
a c q u ire a module d e s c r 1 p t o r- e ri t r y;
setu p t h e m o n. 1.1 or d e s criptor;
e n d;
for ea ch new monitor do begin
ca 1 i the i n i t. i a. 1 i s a t i o n p r oce dure
for th at mo nitor;
e n d;
stop process swit c hing;
f o r: e a c h n e w m. o n i t or do b e g i n
set monitor queue to be empty;
set. a 11 cond i tion queues to be emp t y;
s e t m o n i t o r f r e e f 1 a g to 0;
e n d;
enable proce s s switching;
t
Fig. 3.3-3 Initialisation procedure for monitor.
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I' h e p r o c e d u r e 1 s e x e c u t e d b y a 1 o a d e r p r o c e s s 1 n t h e o o r a t
i a g sy s t e rn. T he p r o c e s s swi t c. h 1 n g i s a g a i 11 d L s a b I e d w h e
the p roc es s queue 1 n the system is bein g mod i£ i ed.
When the pro g r a rn in e t e r m i n a t e s, t h e m o n i. tors m u s t b e r e m o v e d
f r o rn t h e s y s t e m. T h e o p e rati o n i s t h e inverse of the. 1 n 1.-
11 a 1 i sat i on p r o ce du r e. Ca re mu s t be take n whe n. e x t e r na 1
p r oce s s e s a r e b .1 oc ke d i n t;he mo n i t or. The te r m i na t i on p r o-i
c e d ti r e f o r rn o n i t o r s 1. s s h o w n .1 n F:!. g. 3. 3- 4
stop p ro c e s s swit c hing;
f o r e a c h m o n i t o r d o b e g i n.
f o r e ach pr o c e s s exeeuting
in the mo nit o r do begin
s i g n a 1 t h e process a n a. d d r ess t r a p;
e n d;
e n d;
f o r e a c h m o n 1 tor d o b e g 1. n
f o r e a c h c. o n d i 11 o n q u e u e
i. n m o n i t o r d o b e g i n
f o r e a c h p r o c e s s w a i t .1 n g i n
c o n d 1 t i. o n q u e u e do b e g I n
rn o v e t h e p r o cess to sy s t e m
r e a d y q u e u e;




e n a b 1 e p r o c e s s s w i t c h i n g;
r e 1 e a. s e m o d u 1 e d e s c r i p t o r e n t r i e s;
F i g. 3.3- 4 T e r m 1 n a t i o n proced u r e f o r rn o n i t o r,
The WAIT and SIG MAL ope ra 11oas are ha adled i a f i rm ware b:
t h e c o r r e s p o n d i. n g Inst r u c tions. These are t w o o f t i c
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WAIT displacement
action: (1) the displacement is added to
the SB to form the effective
address of the condition block.
(2) current state of the process
is saved in the stack,
(3) the PCB of current process
is inserted into the condition
block specified,
(4) if the monitor queue is not
empty, move the first PCB in it
to ready queue, otherwise mark
monitor as free.
(5) dispatch next process at head
of ready queue.
SIGNAL d i s p .1 a cement
action:( 1) the d 1 s p 1 a c e in e n t is added to
the SB to form the effective
address of the condition block.
(2) save current state of the
current process into stack,
and 1, n s e r t current PCB into end
of the monitor queue.
(3) if the condition block Is not
empty, then move the first PCB
in the condition block to the
head of the monitor queue.
(4) move the first PCB in monitor
queue to the ready queue.
( 5) dispatch first PCB at head
of ready queue.
Fig. 3.4-2 Functions of WAIT and SIGNAL.
I [is tractions that can cause a process (other than the run-
I
ning process) to be dispatched.
The WAIT Instruction removes the running PCB from the ready
queue, inserts it into the specified condition queue, and
dispatches the next process in the ready queue. The SIGNAL
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Instruction removes the first PCB from a condition queue (if
it is not empty), inserts it into the head of the ready
q u e u e, a n d d i s p a t c h e s t h e first proces s .1 n. the r e a d y q u e u e.
In both instructions, the original running process is saved
before the new one is dispatched. Fig. 3.4-2 shows t h e
specification of the WAIT and SIGNAL instructions. As shown
in the figure, these two instructions t a k e p la c. e o f a n u m b e r
of cooipa r e and m o v e ope r a t i o n s w h i c h are p e r f o r med in a si rn-
pie sequence. Therefore they a re very s a i ta b1e to be imp1e-
merited in firmware.
3. 4_. PROCESS
After the reference environment is initialised, the C E pro¬
gramme can then start execution. A CE programme may have a
number of processes. Each process is described by a process






w o r d 3:
forward link
backward link
trap code priorit y
s t. a c k p oiater
(PCB point e r)
(PCB pointer)
(to c o nt ro1 stac k)
Fig. 3.4-1 Format of process control block.
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P C B I ti the system are doubly linked in vario u s q u e 11 e s.
Therefore the insertion and deletion of the P C 8 s can be
easily handled in firmware. A P C B that is ready to run is
linked in the ready queue. The exception code is used to
signal exception conditions to the process. If an exception
condition occurs, the process will be trapped when It is
dispatched next time. When a process leaves running state,
all of its registers are pushed onto the control stack. The
stack pointer in the PCB is used to restore these registers.
To create a process, the control stack of the new process is
initialised. The address of a termination procedure as well
as initial values of the processor r egister s a re p1 aced ia
the stack. Then the P C B is inserted into the ready queue to
start the execu tion of t.he process.
To reduce the over head involved in process s w i tching,
scheduling of processes are done by firmware. W h en a tim e r
interrupt occurs, a process switch operation is automati-
c a 11y issued by the processor. This strategy can shorten
the time spent during process switching considerably, a nd
allow process management operations s u ch a s WAIT and SIGNAL
to be handled efficiently by the processor.
When a process switching occurs, all registers, iacluding
the data stack in the processor, should be saved in memory.
Only useful data in the data stack is saved. In order to
keep a ready list of processes, the processor maintains a
register RP which points to the ready queue. The PCB at the
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h e a d o f t h e q u e u e is d i s p a t c h e d to be the r u n n 1 n g p r o c e s s,
A process w i 11 t. e r m .1 nate n o r m a 11 y w h en it ex e c utes a r e t u r n
statement to return contro1 to a termination procedure In
t h e m odule. T h e te rminat ion pr o c e dure ex ecu t e s a WA IT
ins tructio n to re in o v e its e 1 f f r o m the r e a d y q u e u e, and
tra n s f e r c o n trol to o th e r processes. E x a mpie of code gen-' i o
e r ated f or p r o cesses can he f o und i n chap te r f ou r
3.5, PROCEDURE CALL
There are t h r e e k i n a s of pro e e d ure calls in G 0 N G1J R R E N T
F.ii GE T n.
1. Int r a -mod u1e Intra-mo n 1 tor pro ced u re ca 11
2. In t e r- rn o d u 1 e p r o e e d u r e c a 11
3, M o n i t. o r e n t. r y c a 11
The 1 n t r a -mo d u 1 e a n d i n. t r a -mo n i t o r p r oce d u r e c.a 11 ha ve t h e
same 1mp1ementation. Since the ca 1ling and called procedure
a re in t h e s ame mo du1e, the MP ragister is not cha nge d.
Whe n the ca 11 i s e xe cu ted, parame te r s an.d re tu r a va 1 ues a r;e
pas sed via the control s tack. A new ac tivation record i s
cr e ate d o n entry. F or very sh o r t procedures that do n ot
n e e d 1 o c a 1 v aria b 1 e s, no a c t i v a. t ion re c o r d is c reated„ W h e n
i
t h e procedur e returns, the ori g i n a 1 activatio n record i s
r e stored.
T h e i n t r a- proc e d u r e c a 11 i s h a n d .L e d by t h e G A L L 1 n cl R E i
i ns t r u c. t ions. Details c an. be f ou n d 1 n a p p e.n dix A.
MACHINE MODEL FOR CONCURRENT EUCLID
For a inter-modu1e procedure ca 11, the MP register is also
changed. The processor first accesses the link table to
locate the address of the called module descriptor and the
displacement of the called procedure. The content of the
original MP regiter is saved in the control stack together
wit h t he activation record. The MP register is updated an d
a new activation record is created. Then the pr o c edu re
passes control to the called procedure to start execution.
When the procedure returns, the original activation record
and the MP register are restored.
The inter-procedure call is handled by the E C A L L and E R E1'
instructions. Code generation for E C A L L and E R E T can be
found in chapter four. Details can be found in appendix V.
For a monitor call, the status of the monitor must be
checked beforehand. The processor first accesses the 1 i nk
table to locate the address of the called module descriptor
and the displacement of the called procedure. The content
of the original MP register together with the activation
record are saved in the control stack. The MP register is
updated and a new activation record is created. Before the
control is passed to the called procedure, the processor
checks for the status of the monitor. If the monitor is
free, the processor sets it to be busy and passes control to
the called procedure. If the monitor is busy, the processor
saves all registers onto stack, insert the PCB into the mon¬
itor queue, and dispatches another process in the ready
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queue.
When the monitor procedure returns, the processor checks the
monitor queue. If the monitor queue is empty, then the pro¬
cessor will set the monitor to be free, restore all regis¬
ters and return to caller. If the monitor queue is not
e rn p t y, t h e p r o c e s s o r w 111 m o ve t h e f 1 r s t p r o cess 1 n t h e m o n-
it o r queue to the ready queue. All registers are re s c o r e d
and control Is re turned to caller.
Monitor call and return is h a n d1e d b y the MCALL and MR E T
instructions. Code generation for monitor call and return
can be found in chapter 4. Details can be found in A p p endix
A
3.6. EXPRESSION EVALUATION
Expression evaluation is one of the most important part in
the language Implementation. Since expressions are exten¬
sively used in H L L programmes, the efficiency of the evalua¬
tion is very important.
Topics related to expression evaluations are:




In order to make the evaluation more efficient, a hardware
data stack is included in the architecture. The use of the
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hardware data stack Is supported by addressing modes. It
will be described in detail in following sections.
3.6.1 DATA TYPES
Data types in CE programmes can be classified into two
categories; build-in data types and user defined data types.
Build-in data types include character, signedint, unsig-
nedint, shortint, boolean, address and pointer. In the CEE,
the actual interpretation of the data type is implied by the
instruction.
User defined data types supported by the CEE are record,
array, and conditions. These user defined data types are
supported by special addressing modes, address calculation
instructions and instructions that operate on them.
RECORDS
References to record fields requires no additional supports.
The d i s p 1 ac e ne n t of t h e variab1e and th e offset t o tn• field
can be summed to give a total displacement: at the c o a 11 a-
felon time. The based addressing nod• can b n use! t•:«:: c e a s
fie1ds in t he r ec or d.
I
For ex amp1a, the foliow i ng 1 s a record de c1a rat i on.
OAR R; RECORD
A: SI3NEDINT
B: S I G G E 0 I N I
E N D R E C 0 R 0
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Suppose the offset of the record R in the static data region
of the module is r. The offset of t he field B in t h e
record R is b„ The total offset of the f ie 1 d B in the
static data region is then r+b, w hic h can be e v a 1ua ted a t
c ompilation time. The ref ore the based addressing mo d e is
s u fficient t o access fields within a record.
ARRAYS
T h e r e f e r e nee to arrays is different. To access the e1e ment
in the array, subscripts and offset must be checked and ca 1-
c u 1 a t e d a t e x e c u t i o n time. The calculation is assisted by-
some special index instructions which is designed for in dex
ca 1c ulations.
T h e access f o r mula to calculate array index is:
In the formula, 0( i) is the partial offset for t h e i. t h s u b-
script. 0(0) is set to 0. S (i) is the i th subscript. L( i)
1s t h e 1o w e r 1imit o f t he i th subscript. R(i) is th e ra n ge
size of the it h subscript (that is higher limit minus 1o w e r
limit plus 1). Since index calculation for the first sub¬
script is a special case, it is handled by a n othe r instruc¬
tion. Two instruct i o n s for index calculation is used.
The FINDEX instruct! on i s used to calculate o f f s et f o r the
f 1 r s t: i ndex. The S I N D E X instruction is used to c a 1 c u 1 ate
offset for the sec ond and subsequent indexes. The 0(i) is
assumed to be in the top of data stack. Functions of the
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instructios are whown in Fig. 3.6.1-1.
FINDEX S(i), L(i), R(i)
action: (1) check if
(2) if yes, DS
SINDEX S(I), L(i), R(i)
action: (1) check if
(2) if yes, DS
DS refes to top of data stack.
Fig. 3.6.1-1 Functions FINDEX and SINDEX.
The following example is an array declaration for two
dimensional array.
VAR A: ARRAY 1..24 OF
ARRAY 1..80 OF CHAR
Suppose the element in the Xth column and Yth row of the
array is accessed, where X and Y are two variables in the
module. With the FINDEX and SINDEX SHOWN ABOVE, the effec-
tive address of the element can be computed in four instruc-
tions.




After the four instructions, the effectie address of the
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element will be placed on top of the data stack and it is
ready to be used to address the element.
CONDITIONS
Conditions in C E are process que u e s w h i c h a r e used in a m o n--
i tor, The format of a condition is shown in Fig. 3.6.1-2.
C o n di11 on block
word 0:
word 1:
f o rwar d 1ink
backward link
(P C B pointer)
(P C B pointer)
Fig. 3.6.1-2 Format of condition block.
Two pointers in the condition block are used t o f ormed a
doubly linked list of processes. When there is no process
waiting in the condition block, both pointers should be set
to the address of the condition block.
T he condition block defined in the monitor can be operated
by the WAIT and SIGNAL instructions.
3.6.2-. INSTRUCTION FORMATS
The format of the instructions is designed to minimise the
number of instructions and the code size for the expressions
and assignment statements. Most instruction, whenever pos¬
sible, are designed as two address instructions. Each of
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the operand can be in main memory or in the data stack (DS).
If it is in rn emory, it w i 11 b e specif! e d b y a n e f f e c t i v e
address (EA) described by the addressing mode byte in the
ins true tion,
There are four combinations of the opera n. d s.
(1) OPCODE DS, DS
(2) OPCODE EA, DS
(3) OPCODE DS, EA
(4) OPCODE EA y EA
The first is the source operand and the second is the desti¬
nation operand.
The. format shown in( 1) is often used during expression
evaluation., The operands are top two values In t h e data
stack. The result is also placed in the data stack.
The f o rm at shown in( 2) is used when the da t a s t ack is use d
to a c c u mulate the result. The top value i n dat a s tack i s
used as one of the operands and is replaced by t h e r e s u1t.
The format s hown in (3) is used when the result is nee d e d to
store back to one of the operands. The top value in data
stack is removed (poped) after used.
The format shown in (4) is used when the expression is very
simple, therefore the data stack is not involved.
The instruction format is a combined variant of two-address
instructions and stack instructions. With this instruction
page 40
MACHINE MODEL FOR CONCURRENT EUCLID
format, the code generated t o evalua 1: e express! o n s a r e
nearly optimum (the exception is expressions of the for m
A= B+ C, which will be more efficient if three address
instructions are used). In chapter four the use of these
formats is s h own.
3 .6. ADDRESS ING MODES
There, a re el e v e n addressing modes to support ope r and refer-
ences in C E pro g rammes. The a ddre s sing modes are sh o wn in
Fig. 3.6.3-1.
ADDRESSING
M 0 D E
















S B: n 8










L B: n 8
S B+ n 8
S B+ n 1 6






( F P+ n 8)
IP
( DS)
i n entry n8
of Iink table
module v a r.
« i
•) J'» Tw —w w V w. 9
p roc e dure var,
p r o c e d u re var.
i mmediate dat a
immediate data
control s t a c k
v a 1. a r g uments
ref. a rg ume ntss
absolute add r,
D S i n d i r e c t
external ref¬
erence s
Fig. 3.6.3-1 Addressing modes in the GEE.
The addressing modes 1 and 2 are used to access static vari¬
ables defined in the module. The displacement is specified
i n the instruction. For ordinary modules, a 3- b I. t
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displacement. is sufficient. If the module contains Large
arrays or a large number of variables,
a 16-bit displacement may be required to specify the
address.
The addressing modes 3 and 4 are used to access automatic
variables in the activation record. Similar to addressing
mode 1 and 2, 8-bit or 16-bit displacements can be selected.
Since the activation record is created in the control stack,
and the control stack grows downward, the offset is sub¬
tracted from FP to obtain the effective address of the vari¬
able.
Addressing modes 5 and 6 specify immediate data with the
instruction. The immediate data can either be a 8-bit or a
1 6-bit number.
Addressing mode 7 is used to pass parameters to a procedure.
Before the procedure is called, parameters are pushed onto
the control stack. The last parameter is pushed first,
Then the second last parameter. The first parameter Is the
final pushed data.
Addressing modes 8 and 9 are used to access procedure pa ram-
eters passed via the control stack. Addressing mode 8 is
used to access value parameters. Addressing mode 9 is used
to access reference parameters. 'The address A R G: 0 will be
the return address of the caller. The actual offset of the
parameter is calculated by the compiler so that when it is
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added to F P, t h e s u m wi11 b e the e ffective ad dr e ss o f that
parameter.
A ddressing mod e 1. 0 i s used to access v a r i a b 1 e s d e f i n e d o n
p h ysica1 addresses. Usua11y o a 1y IO routi ne s in the system
m ay re q u i re t h i s address! n g m o d e to a c c e s s d e v :L c e re g i s t e r s,
By ad dres s i ng mo de II, the data on top o f the da t a stack I s
t a k en as t h e e f f e c 1.1 v e a d d r e s s of the opera n d, I t i s u s e£ u 1
w hen the operand address cannot be determined at c o m pi1a tio n
time. Examp1e s of such operands are array element s, which
is calculated on the data stack, and reference parameters
for procedures, which may not be defined in the current
r e f e r e n c e e n v i r o n m e n t, T hese reference parameters rn a y re f e r
to va r i. able s i n o the r mo d u 1 e s or va r 1 ab 1 e s 1 n t he ac t .1 va 11 on
of the caller. Both of them are not accessible by other
add ress ing modes.
The addressing mode 12 is use d to access imported ex te r n a 1
re£ e r e ne e s. When this addressing mode is used, t h e C EE wi 11
c o n s u 1 t t h e 1 i. n k t a b 1 e to obtain the act u a 1 a d d r e s s o f t h e
e x t e r n a 1 v a r i a b 1 e.
T he above addressing modes are necessary and s u f f i cient to
ca rry out all ope rand references in CE programmes. As zhese
addressing modes are specifically designed for CE, both high
interpretation efficiency and small code size are achieved.
page 43
MACHINE MODEL FOR CONCURRENT EUCLID
3.6,4. OPERATORS
Operators supported for expression evaluation include arith¬
metic operators, logical operators, relational operators an d
data movement operators. Fig. 3.6.4-1 shows the operators
1 nc 1 u d e d 1 n t:he GEE.
















move data to destination
move a block of data to destination
mo v e t h e e ff ective a d d re s s to d e s tina tion
add data to destination
subtract data from d e s tination
multiply data to destination
divide data from destination






logical i rn plicatio n
logical complement
Fig, 3. 6_. 4- 1_ Operators in GEE.
The MOVE instruction is used to load operands into the data
s t a c k, or a s s i g n r e s u 11 to v a r i. a b 1 e s, T h e B M 0 V E i n s t r u c t i o n
is used to initialise modules, monitors and procedures. It
Is also used to perform assignments for structured vari¬
ables. The MOVEA instruction is used in passing reference
parameters, and array element address calculations. Other
instructions are used to implement various operators avail¬
able in the CE language.
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1• Z• CONTROL STRUCTUR E
Control struct ures in C E c an b e c lassified into f o ur major
g r o u p s:
( 1) T h e I F s t a t e m e n t
(2) T h e L OOP st a te me nt
(3) The CASE s tatement
(4) Proc edu re calls
Implementation of procedure calls In C E is a1r e ad y dis¬
cussed. In this section, the first three cont r o1 structures
are exarn ined.
IF STATEMENTS
The IF s ta temen t in CE is used to selec tive1y by pass a
sequence of statements. If the expression evaluated is
true, the ELSE part is bypassed. If It is false, the T H E N
p a r t is by p a s s e d. T heref o re the c. o n t r o 1 transf e r f o r a IF
statement can be implamented by two ins t ructioas, t h e IF
i nstr u c 11 o n and the E L S E instruction. F u n. ctio n s o i: t h e s e
two 1 ns t r:uc t i on I s s hown in Fig. 3. 7- i
The displacement use d in bo th instructions c an be 8 -bit or
1 6-bit values. If the distance to-skip is long, a 1 6 -b11
displacement will be used. Since only forward branch is
needed, both instructions take the displacement as positive
values.
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IF displacement
action: (1) the boolean value at top
of data stack is examined
(2) if it is false, then the
displacement is added to the
IP to bypass the THEN part
of the IF statement.
(3) otherwise, continue to
execute the THEN part of the
IF statement.
ELSE displacement
action: (1) the displacement is added to
the IP to bypass the ELSE
part of the IF statement.
Fig. 3.7-1 Functions of IF and ELSE.
LOOP STATEMENTS
The LOOP statements In CE are used to implement iterative
operations. Therefore the implementation of the LOOP state¬
ment must be efficient because it is expected to be repeated
for many times. Operations Involved in managing a loop are:
(1) A jump instruction at end of loop to return to
start of loop.
(2) A number of conditional jump Instructions within
the loop which is used to test the exit conditions
for the loop.
The overhead comes from the second operation. Usually a
loop may have multiple exit points. Each of the exit points
may have a conditional jump instruction to test the exit
condition. It is also true that in most cases the test will
fail. Therefore the branch address embedded in the
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instruction is useless. The address not o n1y occupies
instruction space, it also Increases the processormemory
traffle required to fetch the instruction.
To eliminate these overheads, a data structure, called loop
control block (LCB), is Introduced in the control stack.
The LCB is accessed via an. internal register called LCBP.








Fig. 3.7-2 Format of the LCB.
Loop statements are implemented by four instructions. Their
functions are shown in Fig. 3.7-3.
The LOOP instruction Is placed at the beginning of the loop.
It sets up a LCB used to control the loop operation. The
ENDLOOP, EXIT, and CEXIT instructions are used in the loop
body and they have no operands. The EXIT and CEXI I Instrac-
tions are used to exit the loop. The current LCB will be
removed and the old LCB will be restored before leaving the
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LOOP displacement
action: (1) push LCBP into control stack.
(2) move S P to LCBP.
{3) push IP into control stack.
(4) push IP+ displacement Into control s tack
ENDLOOP
action: (1) IP-- (LCBP).
EXIT
action:( 1) move (LCBP+1) to IP.
(2) move LCBP to S P.
(3) pop control stack to LCBP.
C EX I T
action:( 1) if data in data stack is true,
t hen d one.
(2) move (LCBP+1) to IP.
(3) move LCBP to SP.
(4) pop control stack to LCBP.
F is. 3,7-3 Functions of LOOP instructions.
1oop. The EXIT instruction performs an unco nd itiona1 1o o p
exit. The C E X IT instruction will check the data on the data
stack to see if the exit condition is true. If the condi¬
tion is true, it is the same as EXIT instruction. Other¬
wise, it will continue to the next instruction. The ENDLOOP
instruction is placed at end of the.loop. It transfers the
control back to the entrance of the loop so that the cycle
can start again. This implementation works for nesting of
loops.
Fig. 3.7-4 shows how a nested loop is implemented by the
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four Instructions.
LOOP
EXIT WHEN B= 1 00
A:= 0
LOOP






EQ 100, S B: B
CEXIT
MOVE 0, S B: A
LOOP next 1
EQ SB: A, LOO
CEXI L1
ADD I, SB: A
ENDLOOP
n e x 11:
ADD 1, SB: B
ENDLOOP
n e x 12:
Fig. 3.7-4 A nested loop example
I f t h e re is a r e t u r n. state m e n t in t h e loop, the L C BP of t h. e
c a .11 e r rn u s t be restored before control i s r e t u r n e 1. To
achieve that the L C B P rn u s t be saved at procedure e n try, a n d
must be restored before the return instruction Is executed.
Since only p rocedures that return within loops is r equir ed
to restore the L C BP, It does not affect other procedures.
CASE STATEMENTS
CASE statements in CE are used to select a block of state¬
ments to be executed according to the result of an expres¬
sion. The CASE statement, is implemented by a CASE instruc¬
tion. The function of the CASE instruction is shown I. n F L g.
3.7-5.
The CASE instruction matches a value with the contents of a
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CASE select-value, label-count,
match-table, iumo-table
action: (1) initialise a. internal counter x
to label-count.
(2) initialise a internal pointer y
to x+ match-table.
(3) match select-value with each entry
in match-table, starting from y.
( 4) If a match occurs,
IP--( x 4- jump-table).
(5) If x decrements to 0 without a match,
continue to next instruction.
Fig. 3.7-5 The CASE instruction.
match table to select the next routine to be executed. If a
match occurs, control will be transferred to the rout I ne
corresponding to the matched item. If no ma tch occurs, c.on-
t r o 1 w ill be passed to the n ext. instruction. which is t h. e
first instruction in the OTHERWISE clause of the CASE state¬
ment. In both cases, there will be a jump instruction to
the beginning of the statement following the CASE at the end
of each of the above routines. The operand label-count is a
byte immediate value. Therefore at most 255 labels are
allowed in one CASE instruction.
2.8.- SUMMARY
In this chapter, a machine model of CE is described. Che
proposed architecture provides a reference environment to
assist object references in CE. A set of intermediate code
for the language is defined to allow efficient code genera-
MACHINE MODEL FOR CONCURRENT EUCLID
tion and interpretation and is used to implement most exe¬
cutable statements in CE. The concurrent features in CE is
supported by automatic process scheduling and special
instructions. More details for the instruction set and
internal registers are given in Appendix A.
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CHAPTER
4. EXAMPLES IN CODE GENERATION
Having described the machine model for the GEE, some of the
code generation examples are presented for CE programmes.
In this chapter, descriptions will start with examp1es i n
code generation of expressions, and ends with an example in
code generation of a complete CE programme.
The code generation efficiency of the CEE intermediate code
with the MC68000 microprocessor instructions [Motorola 1984]
is compared. The comparison will be based on the number of
Instructions used and number of bytes used to implement the
same source statement in C E. The CEE intermediate code will
be s ho wn in a format that resembles assembler syntax.
A-A- EXPRESSIONS
With the data stack and the highly regular instruction for¬
mat, the code generation of expression is very efficient.
Fig. 4.1-1 shows the comparison between the code generated
for the CEE and the code generated for the M63000 micropro¬
cessor. Column. I accounts for number of instructions used
to implement the statement. Column B accounts for number of
bytes used to code the instructions. From the figure it can
be seen that the size of CEE code is about 50% to 70% of
that using MC68000 code. Less instructions are required to
implement certain statements. These can affect the execu¬
tion efficiency of the programme.
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C E E MC6800
( 1 A:= B
(2 A:= A+ B;
(3 A:= B+C



















(1) MOVE SB:A, SB;B









(4) MOVE S B:B, DS
MUL S B:C, DS






MOVE D(A 0), D2
MULU E(A 0), D 2
ADD DO, D2
MOVE D2, A(AO)
Fig. 4.1-1 Exp re ssion evaluation and assignment.
The effectiveness of the CEE architecture is achieved by the
followings:
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(1) Short displacements can be specified within the In-
s traction;
(2) Symmetrical addressing are used to address source
and destination operands;
(3) A hardware data stack is used in expression evalua¬
tion and reference to data stack only requires the
encoding of a few bits in the instruction;
(4) The addressing modes are tailored for CE pre-
grammes, therefore the addressing mode specifica-
tion is simple but effective.
Another prob1em in expression evaluation is the referenee to
arrays and records. Fig. 4.1-2 show sthe dec1aratioa of the
two data structures.
One instruction is required for both the GEE and the MC6800C
in accessing record fields. But the CEE Instruction is two
bytes shorter.
For accessing the element of atwo dimensional array, the
improvement by the GEE is obvious. Both subscripts are
checked for range limit before used in indexing. Both the
instruction count and code size for MC68000 are about 2
times of the GEE. If the statement is wi thin two 1eve 1
nested loop, a significant improvement in performance can be
predicted for the CEE.
As expression evaluations and assignment statements are the
most frequent operations in a CE programme, the GEE can gain
better performance over other processors.
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var REC: record
v a r X: signedint;
var Y: signedint;
end record;
var ARR: array 1.. 8 of
array a.. z' of signedint;
v a r c h: c h a r;
var I,N: signedint;
SOURCE CODE
I N C E
C EE MC68000
I B I B
o: N:~ R E C. X; 1 4 1 6
( 2 ARR(ij ch):= N 5 17 9 36
(I) MOVE SB:(REC+Y),SB:N MOVE (REC+Y)(A0), B(A0)
(2) MOVE A SB:A R R, DS
FINDEX SB:I,1,8
SINDEX SB: CH,' A', 26
ADD DS s DS





MOVE CH(AO), D 2
SUB 'A, D2
CHK. ih 25, D2
ADD D2, DO
MOVE N(AO), ARR(AO,DO)
Fig. 4.1-2 Record reference a n_d_££ ££_Y reference.
4.2. CONTROL STRUCTURES
The three major control statements in the control structure
of CE, the IF statement, the LOOP statement, and the CASE
statement, are compared.
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IF STATEMENTS
Fig. 4.2-1 shows the efficiency of the CEE code and MC68000




I B I B




5 16 6 2 4










MOVE A( AO), C(AO)
BRA LABEL2
LAB ELI:
MOVE B( AO), C(AO)
LABEL2:
Fig. 4.2-1 The IF statement.
The comparison in the expression is performed by the GT
instruction. The G T instruction shown above checks two
variables and places a boolean result at the top of the data
stack. The IF instruction checks the result to determine
whether the branch should be taken.
Basically the IF and ELSE instructions in CEE are similar to
BGT and BRA instructions in MC68000. And they are of the
same size.
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LOOP STATEMENTS
Fig. 4.2-2 shows the efficiency of the C E E code and MC 6 8 0 0 0
code generated for the same LOOP statement.
SOURCE CODE
t w r. F.
CEE MC68000











Note: data in parenthesis are within loop.
(1) LOOP LAB EL 1












Fig. 4.2-2 The LjOO P statement.
From Fig. 4.2-2 it can be shown, that implementation of the
loop is more efficient in CEE. Code generation for the LOOP
statement is more straight forward.
CASE STATEMENTS
Fig. 4.2-3 shows the efficiency of the CEE code and MC68000
code generated for the same CASE statement.
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son RHP. POD
T N 0 F
r t? p
o AI( 1 CASE CH. Oi
'$ Ass N:- 1 0:
END$ A;










MOVE 10, S B:N
ELSE LABEL1
JT2:









MOV E A (JT+ 2)(AO,D2) ,A!









T. ARE LI i
MT: the matching table
J T: the i u m d t a b 1 e
Fig. 4.2-3 The CASE statement
In Fig. 4.2-3, the CASE statement is efficiently implemented
by the CASE instruction. From the figure, it can be seen
that code generation is much easier with the CASE instruc¬
tion.
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A'2 PROCEDURE CALLS
Examples In code generation for procedure and procedure call
is shown In Fig. 4.3-1. The procedure used in th e examp1e
is part of the programme In Fig. 3.1-1. In the example,
operand accesses for three different addressing modes are
demonstrated. These addressing modes are used to access
vartables in modules, in activation records, and (reference)
parameters respectively.
(1) Procedure call:




















Fig. 4.3-1 Procedure and procedure call.
When the data stack contains more than one address or data
to be used by an instruction, such as the MOVE instruction
marked with an asterisk in the example, the address will be
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placed on top of the data. If both are addresses or data,
the sou rc e will be placed on top of the destination.
Fig. 4.3-1 also demonstrates the use of MAX EAR. and FRF, EAR to
create and remove the activation record for the procedure.
The instruction F R E E C S i n t h e c a 1.1. i n g p r o g r a m m e i s u s e d t: o
clean up the used parameters in control stack.
4.4. MONITOR
Monitor is one of the most important feature s in C E. Fro m
Fig. 4. 4 -i a typical monitor programme is shown which is
used to allocate a non-sharable resource among users.
v a r Resource:
m o nitor
e x p o r t s( Acquire, Release)
v a r inUse: Boolean
v a r available: condition
p r o c e d ure Acquire=




e n d i f
i n U s e.:= true
o n n A n n n-? r
procedure Release






Fig. 4.4-1 A typ i c a 1 monitor programme
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The code generated for the monitor body is shown In Fip.
4.4-2. Note that the assembler (or the compiler) should
generate appropriate entries for the monitor descriptor so
that the Ioading routine can set up and initialise the moni-
tor properly.
Resource monitor
















Acquire MOVE SB: inUse, DS
IF LABEL1
WAIT available






Fig. 4.4-2 Code generated for monitor.
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The information at the beginning of the monitor block (in
Fig. 4.4-2) is used to create the monitor descriptor when
the monitor is loaded. The BYTE, WORD and DW primitives are
used to represent initialised byte or word values and unini¬
tialised word arrays.
Exported procedures in monitors (including the initialisa¬
tion procedure) are required to return through the MRET
instruction. Procedures not exported is used internally and
can use the RET instruction to return to the caller. The
RET instruction will not affect the monitor descriptor.
As expected, the code generated for the procedure Is very
simple and occupies little storage. The code shown In Fig.
4.4-2 has 9 instructions (including the null initialisation
procedure) and occupies only 20 bytes.
4.5. MODULE
Code generation for modules is also very simple. Fig. 4.5-1
shows a typical implementation of a stack module. The
module has some static variables, two exported procedures,
and an initialisation routine.
The code generated for the stack module is shown in Fig.
4.5-2. The subrange variable top is checked whenever it
is assigned a new value. From the example, it can also be
seen that different addressing modes are used to access
reference parameters and value parameters in a procedure.
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v a r s t a. c k:
m o d u 1 e
e xports( Push, P op)
const depth:= 10
v a r top: 0.. d e p t h
va r con tents: ar ray 1.. depth
o f s I g n e d I n t
p r o ce du re P u s h( i: s i gne d In t)=
impo rt s( var top, va r contents)
b e g i n
top:- top+ 1
c o n t e o. t s( t op):-- i
e n d P u s h
p r o cedu r e Po p( v a r i: s i g n. e d I n t)=
imp o rt s( v ar top, c ontents)
b e g i n
i:- contents(top)
top:= top -1
e n d P o d
im p o r t s( v a r top)
b e g i n
t o p:- 0
end
e n cl module
Fig. 4.5-1 A typica 1 stack module
A11 exported procedures (1nc1udin g the initialisation pro¬
cedure) wi11 r e turn wit h the E R E T (ex tenna1 return) ins true-
tioa. A11hough not shown in the example, interna1 pro¬
cedures will use the RET instruction to return to the
caller„ T h e mo du1e pointer is not restored by the RET
instruction..
The code generated consists of 16 instructions only and
occupies about 49 bytes in memory.
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W 0 R D 1 i n k r e g i o n.




; no Imports clause
I i n k r e g i o n
staticregion
t o p D W i
con teats DW 1 0
coderegion
initiall y M 0 V E 0, S B: t o p
ERET
i AEQU 2
Pus h A D D 1, S B: t o p
CHECK SB: top, 0, 11
MOV E A SB:contents, DS





Pop M0 VE A S B:co ntents, D S
FINDEX SB:top, 1, 10
ADD DS, DS
MOVE (DS), (ARG:i)
SUB II, S B:t o p
CHECK SB:top, 0, 11
ERET
s t a c k e n d m
Fig. 4.5-2 Code ge n e rate d f o r s tack mo du1e.
Fig. 4.5-3 shows a module with processes defined in it. It
also has external references to another module called 10,
which is used to perform 10 in the system.
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v a r H i H o:
rri o d u 1 e
imports( v a r 10)
procedure S p e a k( word: packed









b e g i n
S peak(Hi $N$E)
e n d H i
process Ho
i.mports( Speak)
b e g i n
Speak(H o$ N $E)
a n A H r
end module
Fig. 4.5~3 A module with process declarations
The code generated for the module is shown in Fig. 4.5-4.
Stacks and P C E s for each process are initialised at module
loadactivation time. These include address of module
descriptors, stack addresses, and addresses of the static
region and code region.
The PCBs are initially linked to the PCBlist. When the
module is to be activated, all PCBs in the PCBlist will be
inserted into the ready queue by the loading process in the




































Fig.4.5-4 Code for HiHo module (to be continued).
system and the PCBlist will be emptied after the initiali-
sation. When these processes terminate, the corresponding
PCBs will be inserted into PCBidle of the module.























Ho MOVEA SB:STRING2, CS




Fig. 4.5-4 Code for HiHo module (continued]
4.6. DISCUSSIONS
As shown in this chapter, generation of C E E intermediate
code from CE programmes is very efficient and simple. Since
i
the resulting code size is usually small, little optimisa¬
tion is required. It can also be seen that the intermediate
code performs very simple operations which can be effi¬
ciently interpreted by a microprogrammable computer. There¬
fore the implementation of C E on C E E will be efficient and
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e f f e c t i v e.
Direct Execution of HL L in h a r d ware is discussed else w he re
[C hu I 9 7 5], where the us e of c ompi1er is total1y e1 i minate d.
In GEE, alt h o u g h t he in t er mediate co d e close 1 y re.se m b 1 e s t h e
C E language, t h e u s e of a c o m p 11 e r c a n not. b e e 1 i m i nated.
T he compiler n o t o n 1 v m a p s statements in G E I n t o L n. t e r m e d I-
ate code, it also generates data structures (suc h as process
s t acks, monitor descriptors) f or t h e programme, resolves th e
references in the generated code, and allocates storage for
code and data. These data s tr uctures and data refers nces
are essential in ac hie ving e fficient interpreta tion of the
in t e rm ediat e code. Therefore t h e implementation of CE
w i t h o u t t he c omp i 1 e r wi 11 no t be a s e f f I c i e n t,
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CHAPTER
5. HARDWARE IMPLEMENTATION OF CEE
I h e m achine archi t e c, t u r e d e s c r 1 b e d i n C h a p t e r t h r e e is
imp 1e me n t e d b y a mIc r op rog ra mma b1s co mpater preseate d i n
this cha p t e r.
The configuration of the machine is shown in Fig. 2.1-1.
T h e i n ter n a 1 s true tare of the G E' E w i 11 b e d i s c u s s e d in t h i s
chap ter. De ta i 1 ed s cbeina tic d iagr ams can be f ound i n Ap pen-
d i x D,
T h e n u c 1 eus of t h e CEE is a 16-bit m icro p r o g r a m nt a b 1 e c o m-
puter (the micro-engine). It has a writab1e control store
in which the intermediate code interpreter as we11 as
m i c r o- r o u 11 n e s u s e d t. o s u ppo r t custo m ised ins t r u c tio n s a r e
stor e d. Since the control store is writ a. b 1 e at e x e c u t i o n
time, customised instructions can be added dyn am i ca 11y to
s a t i s f y t h e need of var i o u s a p p 11 c ation s. I n a d d 1 t. ion, t h e
micr o-engi n e. a 1 s o p r o vides m a n y d a t a m a n. i p u 1 a t i o n a n
sequence c o ntr o1 fun ct i ons so t h at micropro g r ammes c an be
e f ficie n11y executed.
To aid the development of .the micro-engine, a
mic.roprocessor( Z30)- based monitor is included as part or the
CEE. The monitor serves as an interface between ha in a n a n d
the micro-engine during the development. The operation of
the micro-engine can be tested with the help of the monitor.
After the micro-engine is developed, the monitor performs
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power-up diagnostics. In addition, it servos tooid
sicroprograrnme to the control store. and lidsndoia
of microprogrammes. Therefore themoni. torisconsi doroda.
a n i 111 egrate d part of the system.
M1croprogrammes are develo ped in the ZEUS systern whic hruns
on a Zi1og S8000 super-microcomputer. A micro-assembIer is
written to translatemi croprogrammes into binary code. In
order to 1oadt hem icroprogrammes into the contro1store,
the binary code is encoded into HEX down1oa drecords and 1s
transferred to the GEE via a RS232.C Iink. Both the micro
assembier and the encoding programmes are coded in G, there
fore it is portab1e to other computers with C coupilers
For exampie they were successfu11y ported to the 8038 micro
computer shown in. Fig. 2.1-1.
In this chapter, we will discuss the hardware requrements
for the GEE, the design of the microprogrammable computer
and the monitor. Finally we will presnt some toolswe
developed to assist the development of the microprogramme s.
1• I• HARDWARE REQUIREMENTS
In chapter three, the CHE architecture (inc1uding the
instruction set and the programming model )is ou11ined. In
order to realise the CEE architecture on the micro-engine,
the micro-engine must satisfy the following requirements.
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( 1) INTERNAL REGISTERS
There are eight Internal registers (RP, MP, IP, SP
SB, FP, MSP and LC BP) require d i n th.e GEE architec-'• a
ture. Some working register such as an ins tructioi
register, operand registers, and address register;
where effective addresses calculated a re kept, a r
also required.
(2) THE HARDWARE DATA STACK
The C E E machine model requires a data stack for
evaluation of the expressions and calculation of
partial addresses. Efficient access to data stack
is desired as stack instructions are frequently
used. A hardware stack is required for this pur¬
pose,
(3) READWRITE CONTROL STORE
The CEE architecture comes with a special instruc¬
tion set which is not supported by any existing
processors. Since automatic process s wit c hin g is
to be supported by the micro-engine, a raicropro-
grammable machine is essential.
(4) ALU FUNCTIONS
For the sake of efficient execution as well as
instruction decode for the intermediate code,
strong support for data operation and sequence con¬
trol functions are neccessary.
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(1) INTERNAL REGISTERS
There are eight internal registers (RP, MP, IP, SP,
S3, F P, MSP a nd L C B P) required in the GEE are h i tec-
t u r e, Some working register such as an instruction
register, operand registers, and address registers
where effective addresses calculated are kept, are
also required.
(2) THE HARDWARE DATA STACK
The GEE machine model requires a data stack for
evaluation. of the expressions and calculation of
partial addresses. Efficient access to data stack
is desired as stack instructions are frequently
used. A hardware stack is required for this pur¬
pose.
(3) READWRITE CONTROL STORE
The GEE architecture comes with a s p e c. i a 1 i n s t r u c.-
tion set w h .1 c h is not su p ported by a n y exis t i n g
processors. Since automatic process switching is
to be supported by the micro-engine, a micropro-
grammable machine is essential.
(4) ALU FUNCTIONS
For the. sake of efficient execution as well as
instruction decode for the intermediate code,
strong support for data operation and sequence con¬
trol f u n c tions a r e neccessary.
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Based on these requirements, the structure of the micro-
engine can be' determined. A dedicated register file of 16
1 6- b i t words :L s used to h o 1 d a d d cess p o i n t e r s an d acts a s
working registers f i 1 e. A n other I 6 1 6- b 11 g e tieral r e g isters
are used to implement the data stack. In order t o have
efficient access to the data s t a ck (as it i s used in most
instructions), we supports p u shpo p operations as we11 as
indexed (via stack top poin ter) access t o t he stack.
The micro-engine has a 2 K x 6 4-bit control store which 1s
considered to be sufficient to hold the intermediate code
interpreter. As the control store is writable at e x e c u t i o n.
time, it can be used to hold both ins tru c cions and data. 11.
is also possible to modify the intermediate code at execu¬
tion time to support different instructions.
Data ma n i p u 1 a t i on is h a n d led b y t h e A M D 2.9 0 3 ALU an d the 16-
bit barrel s hif ter. The AMD2 9 03 ALU suppor t s 16 ordinary
functions and 9 s p e cia 1 fun ctio n s (see [MICR 198 0]). Th e
barrel shifter is capable of rotating a 16-bit number in one
micro-cycle.
S e q u e n c e c o n t r o 1 f u n ctio n s a r e supported by t h e A. M D 2 9 1 0
sequencer, the AMD2904 status controller (see [MICK 1980]),
and a bit test unit. The AMD2910 sequencer supports 16
sequence control operations. T h e AMD2904 st at u s control1e r
records the ALU status at end of a mie r o-cycle and s u ppo r t s
testing of a number of combinations of the status bits. The
bit test unit allows the sequencer to take action depending
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on the setreset state of specified bits in a 16-bit number.
This is useful in many situations such as instruction decode
and testing of memory bus status.
5.2. STRUCTURE OF THE MICRO™ENGINE
The GEE itself is a mic. reprogrammable computer wi thou t
private peripherals and memory. The o r g a n i s a 11 o n of the GEE





















6 4~ b i t microinstruction
bus
Fig. 5.2-1 The organisation of CEE.
A three bus architecture is imposed by the AMD2900 series.
Two data buses, bus A and bus B, supply the operands.
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Result of the ALU and the barrel shifter is placed on bus Y.
All three buses are 16 bits wide. Throu g h the buses a
number of general registers and control registers are con¬
nected. The data s ta c k, the control store, the micropro¬
gram m e sequencer and the memory interface can be accessed by
these control registers. The mo n11 or shown in Fig. 5.2-J is
a microcomputer connected to the GEE. It will be described
I m O t 1-. r~i K -V
REGISTER AND ALU
T i'l e ALU is i m p lemented by four A M D 2 9 0 3 bit slice micropro¬
cessors. It supports 16 general arithmetic and 1o g i c func¬
tions plus 9 special instructions. There are 16 general
registers in the ALU. All of them are used to implement a
hardware data stack. Four 29705 chips are used to provide
16 additional registers, which are used to hold various
address pointers f or the G E E.
_5. 2. 2. EVALUATION STACK
The hardware stack is implemented by 16 general registers in
the 2903, plus some additiona 1 hardware to allow efficient
access to the stack. The organisation of the stack is shown
4 T? -1 rr O_ O
Top of stack Is specified by a 4-bit micro-stack pointer
There are 4 ways to access data in the data stack.
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a n a b 1 p.
ADDER
address
Fig, 5.2-2 Address translation in data stack.
; 1) DIRECT ACCESS
In direct access mode, registers in the data stack
can be accessed as ordinary registers. Output of
the micro-stack pointer is masked to be zero so
that register address 1 s passed to the register
file w1 theu t any cha nge s.
(2) PUSH ACCESS
In push access mode, data is written into the top
of data stack and the micro-stack pointer will then
be decremented by one.
(3) POP ACCESS
Pop access mode is the inverse of the pus h access
mode. Data is read from the top of data stack as
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an operand. The micro-stack pointer will then be
incremented by one.
(4) INDEXED ACCESS
Indexed access mode is used to access data relative
to the stack pointer. In indexed access mode, the
micro-stack pointer is unchanged. The specified
register address will be used as an offset which is
added to t he mIc r o-s tack pointer to form t h e actual
address of the reg i st e r accessed.
The DIRECT ACCESS mode is used to retain the ability for
direct accesses to registers in the register file. In this
mode the address translation circuitry is transparent. The
micro-engine can be used to emulate an ordinary machine with
register file.
The PUSH ACCESS mode and the POP ACCESS mode is used to
operate the register file in the form of a hardware stack.
T h e s e modes are used when the intermediate code specifies
one of the operands in data stack.
If the intermediate code specifies both operands in the data
stack, two pop and one push operations are needed. If the
data i. n the stack is longer than one word, the push and pop
operations will require even more micro-cycles. With the
INDEXED ACCESS mode, operands at the top of the stack can be
directly referenced by the ALU and thus unnecessary da ta
movements can be eliminate d.
The way the data stack is accessed is selected by decoding
the register address specified in the microinstruction. The
partition of the address space is specified in Appendix B.
As stack instructions are frequently used in the CEE to
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evaluate expressions, flexible access to the data stack is
considered an important support from hardware level.
5.2.3. BARREL SHIFTER
The barrel shifter in t h e rn icro-engine is a 16- b i t shifter
which can perform rotation on a 16-bit value in one micro-
cycle. The shift count comes from the micro -instruction.














Fig. 5.2-3 Organisation of the barrel shifter.
The barrel shifter is used to extract fields in a 16-bit
number, which may be an instruction opcode. As the effi¬
ciency of instruction decode affects the efficiency of
instruction interpretation, the barrel shifter is added to
aid this operation.
5.2.4. CONTROL STORE
Th e control store is a 2 K x 6 4-bit readwrite memory. The
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organisation of the control store is shown in Fig. 5.2-4
4 bits
c o n t. r o 1
M I G R 0-
PROGRAMME
S F. 0[ I F. WC F; R
M IG R 0-












o r I a r}-
16- 64
bits
M (J L T IP L E X E
~ t'~ F A V 1 1 f.•
64 bits
A~ f-
1 f) h f t«
internal buses
Fig. 5.2-4 Organisation of the control store.
For rnicroprogramme control, the upper data path is involved.
During the microinstruction feteh pbase, a 6 4-bit wo r d is
fetched from the control store. The microinstruction is
latched in the pipeline register (the microinstruction
register). A 4-bit field in the microinstruction determines
the address of the next microinstruction. By using the
pipeline register, the next microinstruction can be fetched
while the current microinstruction is being executed.
Therefore one microinstruction can be executed in one
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micro-cycle.
If the control store is s p e c i f i ed as o p e r a nd for t h e
microinstruction, the microinstruction being fetched will be
disturbed. In this case the microinstruction fetch opera¬
tion is deferred by one micro-cycle. The microin s truction






ooerands in exec ution
micro- micro- micro-
ins true- ins true- instruc-
lion t i on 1o n
execution execution fetch
and fetch
Fi2. 5.2-5 Execution of microinstruction.
In the first micro-cycle, the coatro1 s to re will be in the
data fetch phase. The control store is used to supply
operands for the microinstruction. The 6 4-bit word in the
control store is multiplexed to the 16 bits B bus and Y bus
for read and write operations. In the second micro-cycle,
the control store will be in the microinstruction feteh
phase. Mo ALU operation is performed. The control store is
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used primarily for microinstruction fetcr
5.2.5. MEMORY INTERFACE
The micro-engine has a 16 -bit interface to system memory and
peripherals. The memory interface includes a bus request
unit for bus competition and a priority encoder to recognise
interrupt signals. The organisation of the memory interface
is shown in Fig. 5.2-6.
internal buses
BUS
r r kt v d r t
BUS
STATUS
n r vi t- n r r







t~ n c v q r p m rn p m n r v
F i cr. 5.7-6 The memorv interface unit.
Operation of the memory interface. is asynchronous. The
memory cycle is initiated by a write to the MAR register.
Since the internal bus is just 16 bits wide, the higher 8
bits of the MAR is supplied from the B bus. If the memory
bus is not c u r r e n 11 y o w n e d, the bus request unit w i 1.1
request the bus before the bus cycle actually started. Ter¬
mination of the bus cycle is signaled by the d a ta
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acknowledgement (DIA C K) from the memory system. The termi¬
nation of the bus cycle will be reflected in the status and
control registers. The micro-engine can us e a bit test
operation to determine whether the bus cycle is terminated.
The memory interface signals are designed for the V M E bus
interface.
5.2.6. SEQUENCE CONTROL UNIT
The sequence control unit is used to control t h e flow of
microinstruction execution. It consists of a 2910 micropro¬
gram m e sequencer, a 2 9 0 4 status controller, a bit test unit
and some sequential logic used for the sequencing of
microinstruction fetch operations.
Address of next microinstruction can come from five sources:
the microprogramme counter, the microprogramme stack, the R
register, the microinstruction, or the Y bus in the proces¬
sor. The former three sources are built into the 2910
sequencer. The later two's are added by arranging dedicated
data path.es for them. Fig. 5.2-7 shows the data p a t h e s
es tablished.
The path from the microinstruction register is used to sup¬
ply a fixed branch address for n e x t microinstruction. T h e
path from the Y bus allows the branch address to be ca1cu-
bated by the ALU, or supplied by registers in the micro-
engine. The calculation of the branch address allows the
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i nte r n a 1 bus (Y bus)
MICROINSTRUCTION
REGISTER
0 (J T P U T










Fig, 5.2-7 Source of next, micro-address
next address to be calculated from the. instruction opcode.
Therefore flexible a ri d efficient ins t. r u c t ion decode can b e.
implemented i n f i r; m w a. r e.
The conditional sequence control instructions for the
sequencer require. a condition test input to determine the
action of the sequencer. F i g. 5,2-8 show s t h e. control of
the condition input of the sequencer.
With the 2904 status contro11e r we can test the results o f
the ALU operations. With the bit test unit we ca n p e. r f or m
conditional jumps based o n s p ecif i ed bit s of the 1 6 -b i t d a t a
appearing on the B bus. This is useful for instructio n
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internal bus (B bus)
2 9 0 A status
contro11e r
16 bits
bit test unit I
0
V V V V
1





Fig. 5.2-8 Conditional test input for sequencer.
decode and status test of the memory interface
5.3. MICROINSTRUCTION FORMAT
All microinstructions are 64 bits long. The microinstruc¬
tions can be divided into 12 fields. The last 22 bits of
the microinstruction have multiple meanings. Their format
is shown in Fig. 5.3-1.
The micro-engine uses 6 bits to specify an internal register
address. Generally the 64 addresses are divided into four
groups. The first 16 addresses are used to access registers
directly in data stack. The second 16 addresses are used to
access another 16 general registers directly in the 29705
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( A) Y- B If 3 address (destination)
( B) A- B [J S a d d r e s s (sou r c e A)
(C) B-B US address (source B)
(D) ALUBARREL SHIFTER
(E) ALU functions (2903)
(F) Sequence c o n t r o1 (2910)
(G) Condition source select
(H) Status latch en a b1e
( I) Carry source select( 2904)
( J) Shift linkage control( 2,9 0 4)
(K) Condition test function( 29 0 4)
{'Li In b i t s 1 rri m p. d i a t a d a t: a
AIter n ate field definition for bit 0-21.
(M) not used
( N) polarity for bit t e st
(0) bit select for bit test
( P) shift count for bar re1 s hif ter
( Q) branch a d d r e s s for m i c. r o p rogramme
Fig. 5.3-1 Microinstruction format.
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register file. T he third 16 addresses are used for indexed
access to registers in data stack. The lower four bits are
used as the offset added to the the content of the micro-
stack pointer. The last 16 addresses are used to select
other dedicated registers in the micro-engine s uc h as inter¬
face registers to control store, interface registers to sys¬
tem memory, and the micro-stack pointer. The p u sh and pop
operations on the data stack are also selected by one of the
addresses in this range.
Field( D) specifies which of the units (ALU or shifter) can
put results on the Y bus. If the ALU stores its result in
the 0 register in the ALU, the Y bus can be used by the
shifter at the same time. Therefore it Is possible to util¬
ise both functional units simultaneously.
The meaning of the last 22 bits in the microinstruction
depends on the meaning of the other 42 bits in the microin¬
struction. For example, the shift count field (M) Is used
when we enable the barrel shifter output to the Y bus. The
same bits can be interpreted as immediate data if one of the
operands is embedded in the microinstruction. This also
applies to other bits In the 22 bit range.
Usually a single field cannot be used to represent two dif¬
ferent data. Nonetheless the immediate data, for example,
does share the same field with the branch address. For¬
tunately the situation that the field is used for two pur¬
poses rarely occurs. Even when this happens, the problem
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can be avoided by other means. For example, we can move the
branch address to the register R of the sequencer before¬
hand. When the branch is to be taken, the b r anch address
can be taken from the R register and the data f i e1d w i 11 be
free to specify other data, such as an immediate data in an
A L LI o d e r a t i o n.
5.4. A SIMPLE MICRO ASSEMBLER
In order to develop microprogrammes for the GEE, a simple
two pass micro-assembler is implemented.
Basically the micro-assembler operates on macro expansion of
symbols. Fig. 5.4-1 summarises instruction types available















f u n c t i. o n
define symbols (macros)
microinstruction word size definition
default values for fie1d s
starting address of the microprogramme
description for the microinstruction
end of programme
Fig. 5.4-1 Ins true tio n types, in the a s s e mb1er.
The micro-assembler is a necessary tool for micro-programme
development. Since no micro-assembler Is available at the
time the micro-engine is developed, we decided to build one
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CSWRT equ 48; $30
CSDOUT equ 30; $32
CSAR equ 50; $32








D equ 0:1 6
T equ 0: 1 2
siz 64
Test programme s 3




R3--- R0, R3-- CS(CSAR),
JMP to loop
org 0
cmd CJP, CT, T: loop
loop cmd B:IMMDAT,Y:CSAR,PAS,REG,D:1024
cmd B:CSDOUT, Y:R3, PAS,REG
cmd 3:IMMDAT, Y:CSAR,PAS,REG,D:1025
cmd A:CSWRT, B:R 3, Y:R 0, P A S,REG,CJP,CT,T:loop
end
Fig. 5.4-2 Example on microprogrammes.
ourselves. The assembler is developed in a super-micro with
a Unix-like operating system. Because of the simplicity of
the microinstruction format, the microinstruction is not
only easy to decode, but it is also easy to be encoded by
the assembler. Therefore a simple micro-assembler can be
developed in a relatively short time. Fig. 5.4-2 shows an
example of the micro-programme to be assembled by the assem-
bler. In order to transfer the assembled code to the
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micro- engine, t h e assembled c o d e i s t r a n slated i. n H e x d own-
load format and do w n1o aded to t h e m icro~engine via R S 2 3 2 C.
5.5. THE IN-CIRCLJIT MONITOR
In Fig. 5.2-1 ther e is an in-circuit monitor attached to t h.
micro-engine. The in-circuit monitor is a Z80 based micro¬
computer d e s i g n e d as p art of t h e m i cro-en g i n e. F1. v e s e r•
vices are provided b v the monito r.
( i) (Jser interface to the micro-engine
(2) Diagnostics for micro-engine
(3) Control store initialisation
(4) Micro-engine state examination
(5) Microprogramme debugging
Fig. 5.5-1 shows the organisation of monitor. The monitor
accepts commands from the console. The AUK serial port is
connected to another m achi n. e from which the microprogramme
is loaded. The monitor can access the micro-engine through
an interface circuit. The interface assists the monitor to
halt the micro-engine, access its internal registers, and
initialise the control store.
USER INTERFACE TO MICRO-ENGINE
In order to have easy access to the micro-engine, the moni¬
tor can accept c omm a n d s to hand 1 e a nu mb e r of r e q u e st s.









S E RI A L
PORT 2
system bus









Fig, 5.5-1 Organisation of the monitor.
( I) Access registers in micro-engine
(2) Access locations in control store
(3) Read t h e micro-programme counter
(4) Load a microinstruction into the microinstruction
register (the pipeline register)
(5) Starthalt micro-engine execution
(6) Start the micro-engine execution and wait until it
halts
(7) Execution one microinstruction
( 8) Load control st o re
(9) Verify the loaded control store
These commands are frequently invoked when the micropro-
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grammes are being tested.
DIAGNOSTICS FOR MICRO-ENGINE
When the mic ro-engine is b e i n g developed, minor changes in
hardware is inevitable. Diagnostics are he 1pf a 1 t o d iscover
mistakes. After the micro-engine ha s be e n d e v e1o p e d, the
diagnostics proced ure is a 1 s o useful in monitoring t he
operation condition of the e n g i ne. The d i ag n o sties routines
are executed by the monitor when the system is in t he po we r
up stage.
An extensive check on micro-engine may include register
readwrite checks, control store readwrite checks, and
ALU shifter functional checks. In. the current version of
monitor software, on1y register readwrite checks and data
stack pushpop checks are performed, Although an extensive
check can be d one in t h e m o n i tor, 1 t w i .11 b e very time con-
snming and occ.uni.es a lot of ROM space.
CONTROL S TOR E INIT IALIS AT ION
As the control s tore is im p1e mented b v r e adwrite memory, it
contains garbages when the system is first turned on. The
initialisation of control store is done by the monitor.
The monitor has two ways to initialise the control store,
In the first case, the monitor initialises the control store
with data in ROM of the monitor. In the second case, the
monitor reads download records from the AUX port as shown in
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Fig. 5.5-1, The download records are then disassembled and
written into the control store. In the verify command, the
write operation is replaced by a compare operation to verify
the correctness of the loaded micro pro gra m me,» o
MICRO-ENGINE STATE EXAMINATION
Whenever the micro-engine is in halt state, the monitor can
access the internal state of the micro-engine, Most regis¬
ters, such as general registers, control store, and the
microprogramme counter, are readwrite accessible by the
monitor. Other registers, due to design restrictions, are
not accessible. These registers are the D register in 2910,
the microinstruction register, the memory address register
and the memory data output register.
MICROPROGRAMME DEBUGGING
In order to debug the microprogrammes, the monitor supports
four operations related to microprogramme execution.
(1) startresume microprogramme execution
(2) stop microprogramme execution
(3) single step microprogramme execution
(4) start and wait for microprogramme termination
With the command in (I), we can start the execution of the
microprogramme without waiting for the termination of the
microprogramme. The execution can be stopped by the command
in (2) so that we can examine the internal state of the
micro-engine. In order to monitor the operation of the
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microprogramme, the command in( 3) is more useful. By
selecting a halt c o rn m a n d i n one f i e 1 d o f t he microinstr u c~
t i on, the m icroprogra m. rn e can halt itself after it finished
t h e e x e c u t i o n. The command in( 4) s t a r t s t h e m icro p r o g r a m rn e
and waits until the micro-engine haits.
These four f u actions a r e. v e r y h e 1 p f u 1 in the control of the
execution of the microprogrammes and aids debugging.
5.6. SUMMARY
A micro- engine is developed to implement the rn a chine model
proposed. in c h a p t er three. A monitor is also developed to
assist the development of the micro-engine and the micropro-
grammes. To aid the coding of microprogrammes, a micro¬
assembler and associated download softwares are written.
Detailed circuit diag rams for th e GEE machlae can be found
in Appendix D.
RESULTS AlMD CONCLUSIO N
CHAPTER
6. RESULTS AND CONCLUSION
In this chapter, results obtained in the research are dis¬
cussed, and a conclusion and further research extensions are
given,
_6.K RESULTS
The C E E is successfully imp1emanted in the project. In the
course of the research, the requirements of CE is analysed
and a machine model is designed. The model includes details
of the reference environment, a set of intermediate codes
and automatic scheduling of processes.
The reference environment allows efficient access to objects
in the system. Access to the reference environment is sup¬
ported by addressing modes within instruction format and is
managed by special instructions such as inter-module pro¬
cedure calls. The intermediate code is designed for effi¬
cient translation and hardware implementation with respect
to the language CE. Features in the language CE such as
expression evaluation, control statements, modules, monitors
and processes are also considered during the design or the
intermediate code. The performance improvement by the
intermediate code is found to be at least 3 0% faster than a
general purpose microprocessor such as MC68000. The
improvement will be increased if the concurrent features are
used.
RESULTS AND CONCLUS ION
Based on the mode1 pr op o s ed, a mic ro pro g ramma b1e c omp u Ie r is
implemented. In a conventio n a 1 a r c h i t e dure, s tack e 1 e rn e n t s
must be poped bef or e t. h. e y c a n b e used a n d p u s h e d a f t e r t h e
result is obta 1 n e d. The d a t: a m o v e m en t s in v o 1 v e d i n. o u s h a n d
pop operati o n s can a ffe ct th e e f f I c 1 e ncy of exe cutio ns. An
address modifying me c ha n i s m i s de s i. g ne d i n the hard wa r e to
allow direct access to a ny e1e ment s in the stack, thus e1im~
in a t i n g unnecessary da t a mov emeats.
In order to support microprog rammin g, S o ftware tools a re
developed. They includ e a n in-circult mo n i tor, a
microassembler, and o ther down1oa ding u t i 1 itie s.
Due to time rest ric t i o ns, a complet e micro pr og ramme for the
GEE is not realised. How e v e. r, the spec! f i c atioa of the
intermediate code is simple and it is be 1ieved that the
microprogram rn e c a n b e developed w i t h o u t m u c h d i f f i cult y.
6.2. CONCLUSION
The idea to implement, a workstation b a s e d u p o n a H L L i s
proved to be feasible in this project. A s tudy on the CON¬
CURRENT E U C L ID ENGINE s h o w s t h at signlfic a n t i m. p rove m e n t in
code generation and interpretation can be achieved by using
appropriate intermediate code and machine architecture.
Concurrency in the language have important influences on the
C E E. In order to have efficient support to monitor c. a 11 s,
signal and wait statements, process management such as pro¬
cess dispatch, and process queue in s er tiondeletion is
RESULTS AND CONGLUSION
designed as pa r t of the C EE. A s a res uIt the engine is
designed as a p r o c ess ma c hine and a 11o w it t o ma n i p u 1 ate
process a u tomatica11y.
6.3- FURTHER RESEARCH EXTENSIONS
T h e research is an In i t i a 1 s t e p t o w a r d s the d e v e .1 o p m e n t o f a
complete H i g h L e. v e 1 L a nguage C omp is ter System. Fur the r
research can focus on the development of the software for
t h e H L L system, s u ch as operating s y s t e rn, compilers and
other utilities. Another direction is to collect statistics
on the intermediate code usage an d based on these statistics
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APPE[JDIX
A. SUMMARY OF MACHINE MODEL
This appendix contains a specification on the machine model
described in chapter three.
A.Z. INTERNAL REGISTERS
There are 8 internal registers and a 16 words hardware data
stack in the machine. Fig. A-1 shows the programming model
of the machine.









Fig. A-1 Internal registers in the machine model
SUMMARY OF MACHINE MODEL
( 1) R P is a 16 bits regis!: e r. I t p oint s to the head o f
t h. e ready q u eue.
( 2) MP 1 s a 16 bits r egister, It points to the base of
the curr e n. 11 y used modulemonitor d e s c r i p t i. o n bloc k
(MD B). T h e MD B has references to the objects in
the cu rr e n11y us ed mo d u 1 e.
(3) IP is a 16 bits register. It points to the next
instruction to be executed.
(4) SP is a 16 bits stack register. It points to top
of rnn tr o1 s tark
(5) SB is a 16 bits register, it points to the base
address of the static variable area in the modu1e.
(6) F P is a 16 bits register. It points to the base
address of the activation record.
(7) LCBP is a 16 bits register. It points to the most
recently used loop coatro1 hlock In the control
s t a c k.
(8) MSP is a 4 bits register. It points to the top of
the data stack.
A1. ADDRESSING MODES
Memory variables are specified in the address mode specifi¬
cation. An addressing mode is specified by a 4 bits field
in the instruction. Fig. A—2 shows the addressing modes
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available and the size (in bytes) of the a d dit i o n a 1 field
required by each addressing mode. In the t. a b 1 e, LB refers
to the field LB in the MDB and T1 Is an working register
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T1- L B+ 2 n8
EA-(( T1))+(Tl+ 2)
Fig. A-2 Addressing modes and size o f added field
A.3. INTERMEDIATE CODE
According to the functions of the intermediate code, they
are classified into three groups: data manipulation,
sequence control, and process managements. In the first
group, some similar instructions are grouped together to
avoid repeated description.
The symbol means an assignment operation. The
parenthesis() means the content of the location at the
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address enclosed in it. DS refers to the data stack. If
it is used as operands, a pop from stack is implied. If it
is used as destination., a push to t h e s t a c k is implied.
Similarly C S refers to t h e c o n t r o 1 s t a c k., and it i s
popedpushed as DS. XI, T2, 13 and T4 are working
registers used. Loops, conditional operations, and control
transfers (goto) are expressed in the common format.
IMASK is a bit in the processor such that when it is set,
the automatic process switching function will be enabled.
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A•1'I DATA MANIPULATION
(1) MOVE
for ma t: M 0 VE s r c, d s t
operation:






(2) src= DS, ds t=EA:
( 3) s r c= E A, d s t= D S:
( 4) s r c= E A, d s t~ E A:
attribute:
c i y ,p( K r p l.7 n r rl)
d escription:
Move the sou rce data to the des tination
(2) MOVEA
fo rmat: M0 VE A src, dst
operation:
(1) src== E A, d s t= DS: DS~ EA




Move the effective address to destination
(3) add, sub, mul, muls, div, divs, mod, mods
f n r m a f• S II R s rc. d S t
operation:
( 1) src= DS, d s t-- D S: T I- D S
DS- DS- T1
(2) src-DS, d st= E A: (dst)- (dst)- D S
(3) s rc-EA, dst= DS: DS- DS- (src)




These group of arithmetic instructions
are used to handle expression evaluation
for the CE programm e.
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(4) GT, GTS, LT, LTS, EQ
format: GT s rc, dst
operation:
(1) src-DS, d s t= D S:
( 2) src--DS, d s t~ E A:
(3) src= EA, d s t= D S:
(4) sue -EA, d s t= E A:
a t: t r 1 b a t e:





D S- (sre) (dst)
description:
These group of re1a tiona1 instructions
a r e u s e d to handle r e 1 a t i ona 1 c ompa r i. s on
or G E programme,
(5) AND, OR, IMP
format: 1MP sre, dst
operation:
( 1) s rc-DS, d s t= DS:
(2) src-DS, d s t~ E A:
(3) src-EA, d s t-D S:
( 4) src= EA, d s t= E A:
T1- DS
DS~ DS imp T1
(dst)~ (dst) imp D S
D S- D S imp (sre)




These group of logical instructions
are used to hand1e 1o g i c a 1 ope r ations
for CE proeramme.
(6) NOT
format: NOT sre, ds t
operaticn:
(1) src-DS, ds t= D S: DS- not DS
(2) src-DS, d s t= EA: (dst)- not DS
(3) s r c= E A, d s t= DS: DS~ not (sre)





This instruction is used to get complement
of a boo 1e a n v a 1ue.
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(7) BMOVE
format: BMOVE src, ds t, count
o p eration:









T3- T 3 ™1
end loop
a ttri b u. t e:
size= (byte)
description:
This instruction moves a block of
bytes to destination. No operand
can be specified in data stack.
(8) CHECK
format: CHECK subs, low, range
operation:
(1) subs= DS, 1 o w= E A, range-EA:
T1- D S
DS- T1
if (T1)~ (low)= (range) then trap
(2) subs= EA, 1o w= E A, range= EA:
if (subs)- (low)= (range) then trap
a 11 r i b u t e:
size= (byte, word)
description:
Check the range of the subscript.
low is the 1ower 1imit of t he su brange.
range is the number of elements in the
subrange. If the subscript is within range,
then no operation will be performed.
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(9) FINDEX
format: FIND E X s ubs, Io w, r a a ge
operation:
( 1) s u b s= D S, I o w= E A, r a n g e= E A
T i- D S- (low)
if II= (range) then trap
D S- T1
(2) subs =EA, 1o w= E A, range-EA
T1-( s u b s)-( 1 o w)
if T1= (range) then trap




Perform the first operation in index
calculation. If the subscript is within
range, the partial offset will be placed
in data stack.
(10) SINDEX
format: SINDEX subs, low, range
operation:
( .1) subs -DS, 1 ow= EA, range= EA
T1- D S- (low)
if T1= (range) then trap
DS~ II+ D S (range)
( 2) subs =EA, 1ow= EA, range= EA
T1- (subs)- (1 o w)





Perform the subsequent operations in
index calculation. If the subscript
is within range, the partial offset
will be placed in data stack.





if DS=false then IP- IP+ offset
description:
If the expre s s i. o 11 i s not t r u e t h e n
skip the TH E N clause of the IF
statement. The offset is a 3 o r






Skip the ELSE clause of the IF
statement. The offset is a 8 or







CS- IP+ of f set
de s c ription:
Enter a loop and create a loop
control block in control stack.







C. n h s c k to h e p I n o f loop












if DS= fa1se then goto end
IP-- (LCBP-2)




Exit the inner loop conditionally.
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(17) CASE
format: CASE key, count, match, jump
operation:







if T1 (T 3) then goto next
( T4)- IP
e x i t
next:











exit when T 2= 0
If T1(T3) then goto next;
(T4)- IP
e x i t
next:
12- 1- T 2







The key (either 8 bits or; 16 bits)
is compared with a match table. If a
match is f o un d, the c o n t r o1 w111 j ump
to the routine for the key.







The offset is a 8 or 16 bits
signed number added to the IP















Make a activation record o n
control stack. The count is
a 8 or 16 bits positive number,
(21) FREEAR





Remove the activation record
on control stack.




S P<- SP + count
description:
Remove the parameters placed
in control stack. The count




























Save the LCBP register to control stack.




L C B P- C S
description:
Load the L C B P register from control stack.
(27) EC ALL









Call a procedure in external module.
Old module pointer is saved, and new
module pointer is loaded. The offset








Return from an external ca11, Old modu1e
pointer is restored.

























d e s c r i p t i o n:
Remove the specified PCB from the
original queue and insert is 1nto
end of ready queue. The offset can
be a 8 or 16 bits positive number.
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(32) FREEP
format: F R E E P offset
operation:
TI <- SB + offset
( T 1 4-2))- (Tl)
(Tl+ 2)- ((T1)+ 2)
description:
Remove the specified P C B from the
ready queue. It cannot be the P C B
of the running process. The offset
can be a 8 or 16 bits positive number.









































This instruction is used to c a 1.1
entry procedures In a monitor. If
the monitor is occupied, then the
process will be p u t into the oion i t o r
queue and another process is d i s pa tched.



















(( Tl+ 2))--( Tl)
((T1)+2)- (Tl+ 2)
(Tl)~ T2
(( T 2+ 2))- T1









1 r ri Ti.






This instruction is used to leave entry
procedures in a monitor. If there are
processes waiting in the monitor queue,
then the first waiting process will be
dispatched.







C S f- TP
(RP+6)- SP
f 1- SB+ offset
T2- (RP)































The running process in the monitor
is inserted into the specified
condition queue. If there are
processes waiting in the monitor
queue, they will be dispatched
imfi'iediately. The offset can be a
8 or 16 bits positive number.








(R P+ 6)~ SP
12- (RP)






























T 2- C S
loop
e xit when T 2~0
D S- C S
T2- T2 -1
end 1o o p
description:
This instruction performs the
signa 1 ope ra tions in GEE. If
the condition queue specified
is not empty, It will be dispatched
i m rn e d i ately. The of f se t can be. a
8 or 16 bits positive number.
SUMMARY OF MACHINE MODFI.
A.4. INSTRUCTION SIZE
The size of the opcode plus the addressing mode bytes (in
bytes) for each instruction are shown in Fig. A-3. Dif¬
ferent format of the same instruction may have different
size. The instruction siz e shown here are used in chapter











































































Fig. A-3 (a) ZERO and ONE operand instructions
SUMMARY OF MACHINE MODEL
TWO OPERANDS INS T RIJ C'11 0 N S
D S, D S DS, EA EA, DS EA, EA





















































































































































Fig. A-3 (b) TWO operands instructions
2
SUMMARY OF MACHINE MODEI
THREE OPERAND INSTRUCTIONS
DS,EA,EP E A EA, EA
BYTE WOR BYTE WOR]
CHECK
finde:

















Fie. A- 3 (c) THREE and FOUR operands instructions
CASE S B:1, 5, SB: 10, S B:2(
OPCODE






B y t e 0
Byte 1
Byte 2




Fig. A-4 Encoding of the CASE instruction.
SUMMARY OF MACHINE MODEL
three are specified by general add r ess .ing modes. All t h r e e
addressing modes requires an eight bits offset field for the
address. The instruction requires a total of 7 bytes.
SUMMARY OF MICROINSTRUCTIONS
1' SUMMARY OF MICROINSTRUCTIONS
Fig. B-1 shows the format of the microinstructions. In this
appendix, we will give details on the functions of each
field in the microinstructions.
(A) Y-ADDRESS
This field is used to specified the destination register to
which the ALU result are transferred. The field is 6 bits
long. The operation performed for each selected address is




















(A) Y-B U S address (destination)
(B) A-B U S address (so urc e A)
(C) B-B U S address (source B)
(D) ALUBARREL SHIFTER
(E) ALU functions (2903)
(F) Sequence control (2910)
(G) Condition source select
(H) Status latch enable
( I) Carry source select (.2904)
(J) Shift linkage control (2904)
(K) Condition test function (2904)
(L) 16 bits immediate data





M N O P 0
(M) not used
(N) polarity for bit test
(0), bit select for bit test
(P) shift count for barrel shifter
(Q) branch address for microprogramme
Fig. B- 1 Microinstruction format
SUMMARY OF MICROINSTRUCTIONS
ADDRESS OPERATIONS
$ 0 0-$ 0 F Data in Y-- b u s is written into the re i s t e r f i 1 e i n
2903. The lower four bits select one of the 16 re¬
gisters to be written.
$ 1 0-$ 1 F Data in Y- b u s I s written into the re g lster file i. n
2 9 7 0 5. The 1o w e r fo u r bits s e1e c t one of the 16
re gis te r s to be written.
$ 2 0-$ 2 F Data in Y- b u s i s wri 11 e n i n t o t h e r e g i s t. e r f i. 1 e i. n
2 9 0 3. Th e 1o we r fou r bits is used as an offset ad-
d e d to the micro-stack pointer to select one o f the
16 registers to be w ri11en.
$ 3 0 Data i n Y -bus Is w r i tte n into one of the regi s c. e r
i n 2 9 0 3. T he micro-s tack pointer s e1e cts o n e of
the 16 registers to be wri. 11 e n, The mi c r o- s ta c k
poin te r wi11 dec rease by one after operation.
$31 Data i n. Y- b u s is wri tt e n into t h e mi c r o-s tack
pointer. It is a 4 bit s register.
$ 3 2 Data in bus is written into the address register
of the control store. It is a 14 b i. t s register.
$ 3 3 Data in Y-bus is writie n into the R register i n t h e
2910 sequencer. The R register can be used as a
counter or source of next micro-address.
$ 3 4 Data in Y-bus is written into the lower 16 bits o f
the memory address register, Data in B-bus will be
written into the higher 16 bits of the memory ad¬
dress register.
$35 Data in Y-bus is written into the memory data re¬
gister.
$ 3 6 Data in Y-bus is written into the memory control
register. It is used to control memory bus opera¬
tions which is applied on most subsequent bus cy¬
cles.
$37 Data in Y-bus is written into the memory status re¬
gister. It controls the bus signals which is par¬
ticular to that bus cycle.
Fig. B- 2 The Y-bus regis ter address specification
SUMMARY OF MICROINSTRUCTIONS
(B) A-ADDRESS
This field is used to specified the source register that
transfers its content to the A-bus of the ALU. It also
enables the write operation of the control store. The
operation performed for each selected address is shown in
Fie. R- 3.
ADDRESS OPERATIONS
$ 0 0-$ 0 F Data in A-bus is supplied by the register f i 1e in
2903. The lower four bits select one of the 16 re-
sis ters to be read.
$ 1 0-$ 1 F Data in A-bus is supplied by the r e g i. s t e r file in
29705. The lower four bits select one of the 16
registers to be read.
$ 2 0-$ 2 F Data in A-bus is supplied by the register file in
2903. The lower four bits is used as an offset ad¬
ded to the micro-stack pointer to select one of the
16 registers to be read.
$ 3 0-$ 3 F Data in Y-bus is written into the control store.
The address to be written is supplied by the con¬
trol store address register.
Fig. B-3 The A-bus register address specification
(C) B-ADDRESS
This field is used to specified the source register that
transfers its content to the B-bus of the ALU. The opera¬
tion performed for each selected address is shown In Fig.
B-4.
(D) ALU AND BARREL SHIFTER SELECT
S a MMARY 0F MIG R 0 INS IR UC T10 NS
ADDRESS OPERATIONS
$ 0 0-$ 0 F Data in B-b u s is read from the register file in
2 9 0.3. The 1 owe r four bits se 1 e c t one of the 16 re¬
gisters to be read.
$ 10-$ 1F Data in B-bas is read from the register file in
2 9 7 0 5 T h e 1 o w e r four bits select one of t h e I 6
registers to b e r e a d,
$ 2 0-$ 2 F Data in B-bus Is read from the register file in
2 9 0 3. T h e 1o we r f ou r bits is us e d a s an offset ad¬
ded to the micro-stack pointer to select one of the
16 re gisters to be read.
$30 D a t a in B-bus is read from one of the r e g i s t e r I n.
2 9 0 3. The micro-stack pointer se 1 e c t s on e o f the
16 regis t e r s t o b e read. T he m i c r o- s t a c k p o i n. ter
w i 11 incre a s e by one after opera tion.
$ 31 D a ta in B-bus is read from the micro-stack pointer.
$ 3 2 Data! n. B-bus is read from the control store. The
address to be read is supplied b y the c. o n t r o 1 s t o r e
address re gister,
$33 Data in B-bus is read from the data field of mi-
c roinstruction register.
$ 3 4 Data, in B-bus is read from the status registers in
2.9 0 4 stat u s c ontroller.
$ 3 5 Data in B-bus is read from the memory data regis-
t e r.
$ 3 6 Data in B-bus is re ad fr o m the me mo r y c ontr o1 r e-
gister. It is used to control, memory bus opera¬
tic ns w hic h i s applied on most subsequent bus cy¬
cles.
$37 Data in B-bus is read from the memory status regis¬
ter. It controls the bus signals which is particu-
1 ar to that bus cycle.
Fig. B- 4 The B-bus register a d d r e s s spec if tea t. i o n
This is a one bit field used to enable the output to the Y
bus. If the bit is low, the ALU output is enabled. If it
SUMMARY OF MICROINSTRUCTION;
is high, then the barrel shifter output is enabled.
(E) ALU FUNCTIONS
It is a 9 bits field used by the 2903 bit slice processor to
select one. of the 1 6 o r d i n a r y f u n c t i o n s and 9 speci a 1 f u ac¬
tions.
(F) SEQUENCE CONTROL
It is a 4 bits f 1 e1d us e d by the 2910 sequencer to selec
o n e o f t. h e 1 6 s e quenci n g f u n c t i o n s.
(G) CONDITION SOURCE SELEC
It is a 2 bits fie1d us e d to select the source of test con-
ditions for the 2910 s e quence r. The sources are shown in
Fig. B-5.
VALUE CONDITION SOURCE
$ 0 test result from the bit test unit.
$ 1 a 1way s false.
$2 test result from the 2904 status controller.
$ 3 always true.
Fig. B-5 Condi11o n source selection.
(H) STATUS LATCH ENABLE
This is a 2 bits field used for some control operations. If
it takes the value 0, then the 2904 status controller will
be enabled to load the micro-status register. If it takes
SUMMARY OF MICROINSTRUCTIONS
the value 1, then t he microenglne will curn ltsetf tnce a
halt state. It it takes the va1ue 2, then the 2904 status
controller wi11 be enabled to1oad the main statusreg ister.
If it takes the value 3, thennone of the above functions is
enab1ed.
(I) CARRY SOURCE SELECT
It is a 2 bIts field used by the 2904 status contro11er to
control the carry sent to the ALU.
(J) SHIFT LINKAGE CONTROL
It is a 4 bits field used by the 2904 status controller to
control the 1inkage for the shift inputoutput of the ALU.
A11hough the 2904 requires a five bits ins truction here, one
of the bit s was supp1iedfrorn the ALU instructions.
(K) CONDITION TEST FUNCTION
It is a 4 bits field used by the 2904 status controller to
control the test condition sent to the 2910 sequencer. If
the field (G) does not select the 29 04 test result, and t h e
field (H) does not enable the 2904 to load status registers,
then this field will not be used by the 2904 status con¬
troller.
(L) 16 BITS IMMEDIATE DATA
It is a 16 bits field to supply data for the ALU. If the
ALU does not select the immediate data as its operand, trier
SUMMARY 0F MICROINSFRUCTLONS
this freld is not ueed,
A s t. h e f i e 1 d( K) a n d( L) a r e n o t u s e d L n s o m e s i t u a t i o n,
T h e y a r e u s e d t; o c o n t r o J. o t h e r o p e rations.
(N) POLARITY
It is a o n e bit f i. e 1 d u s e t o s p e e. 1 f y t h e p olaritv of t h e b i t
t e s t o p e r a t i o n, I£ 11 is 0, the n t. he c o n d i t i. o n w i .11 b e t r u e
w hen t h e t e s t e d b i t i s 1, I£ i. t i si, t h e n t h e c o n d i t i o n
wi11 be tr u e when t h e tes tad bit i s 0.
( fi) R T T v F T F C TJ iJ _L J.. iw .Li -lb .c I,
11 i s a 4 bits f i e 1 a f o r the b i t t e s t unit t o s p e c i f y w h i. c h
of the 16 bits are s e1ect to be tested.
(P) SHIFT COUNT
It is a 4 b i. t s f i eld use d b y t h e b acre 1 s h i f t e r t o s p e c i f y
the s hi f t c o u n t for the s hi f t o p eratio n..
(Q) BRANCH ADDRESS
It is a 12 bits f iel d used by the 2.910 sequencer to ob t• i n
the branch address.
SUMMARY OF Z8 0 MOM I TOR COMMANDS
C. SUMMARY OF 280 MONITOR COMMANDS
T h e Z S 0 rn o n .1 t o r a c c e p t s a n. a m b e r o f c a m m a n d s c o h a n d 1 a t h e
o p e r a 11 o n o f t h e m i c r o- e n g i a e. F o 11 o w i n g i s a 1 i s t o f t h e s e
c o m m and s. T h e m o n 11 o r o n I y a ccept h e x n a m be r s i a a 11 c o rn-
mand parameters.
D)Is p1 ay Di sp1ay a range of me mory i n Z80 monitor. 11 is
u s e d t o t e s t t h e m o n i t. o r s y s t e m 1 n t h e earl y
s t a e e.c..'
F) 1 n d F 1 n d a b y t e p a 11 e r n i n t h e m e m o r y o f t h e Z 8 0 m o ri i-
t o r. 11 i s u s e d t o t e s t t h e m o n i t o r s y s t e m i n t h e
e. a r 1 y s t a g e
I)n p ut In p ut and d1s p1 a y an I0 po rt in Z 30 IO m a p. It
i s u s e d t o t e s t t h e m o n 11 o r m i. c r o- e ri g i n e i n t a r face
i n t: h e e a r 1 y s t a. g e
0)ut put 0utput a b y t e to an I0 port in Z 8 0 I0 map. It
1 s u. s e d t o t e s t t h e rn o n. i tor rn icro-engin e i n t e r f a c e
i n t h e e a. r 1 y s t a g e..
G) e t Re a d t. h e c o n t e n t of a r e g iste r i n the micro-
e n g i n e.
p)ut Write a 16 bits number to a register in the
micro-e ng1ne.
R) e a d R e ad a 16 bits word from t n e control store..
SUMMARY OF Z80 MONITOR COMMANDS
W)rit e Write a 16 bits data to the c ont ro1 st ore.
E) x a m i n e D i s p I a y t h e c o n t e n t. o f t h e e o n t vol store t n 6 4
i r iW- 4u» n, »v.«•
L) o a d L o a d a m 1. c r o p r o g r a m m e i n to go n t r o 1 s t. o r e, o r p e r-
f o r m s a v e r i f i c a t i o n£ o r d o w n. 1 o a d e d p r o g r a m m e. 11
c a n also used t o 1 o a d t h a m 1 cro- i ri s t ruct i. o n r e g i s-
t e r.
B) r e ak Beg i n a m 1 c r op r o gr a rnrae exe cu t i. on, or b r eak t: he
e xe c u t: i o n, 11 c a. a a I s o wa i. t f o r t he t e r mina t i ori
o f t h e rn i c r o p r o g r a m rn e,
CIRCUIT DIAGRAMS
CIRCUIT DIAGRAMS
The GEE consists of t wo d o ub1e wid t h Eurocard size wire-wra p
boards. They are referred as Board A and Board B in the
s c h e m i c s diagrams. Microprogramme sequenci 11 g u n i t s, ALU,
control store, and related circuits are placed in Board A.
System bus interface, barrel shifter, bit-test circuits,
c1ock generator, and the Z 8 0 monitor is placed in Board B.
BOARD A:
There are 8 s hsets of s chemi. c diagrams for Boa r d A.
(1) C o ntrol s t ore a nd micr o-instraction re gis ter (bit 32
b i t 6 3).
(2) Control store and micro-instruction register (bit 0
bit 31).
( 3) Control store data mu1tiplexer,
(4) Micro-address register and control store access con¬
troller.
(5) Sequencer and gates for immediate data.
(6) ALU and extended registers.
(7) Register address modifying circuit and micro-stack
pointer,




There are also 8 sheets of schemic diagrams for Board B.
( 1) Clock generator and Z80 processsor (the monitor).
(2) Memory and serial interfaces for t he Z 8 0 processor.
(3) Contro 1 int e r face betwe en the Z 8 0 mo nitor and C EE in te r-
rial bus.
(4) Data interface between the Z80 monitor and CEE internal
b u. s.
(5) Barrel shifter.
(6) Memory address register and memory data registers.
(7) Memory status register and memory control register.
(8) Memory bus arbitration and register address decode.
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